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SECTION I
INTRODUCTION
	
1.1
	 Background
This document is the final report on Contract NAS8-29624, "Design
Guidelines for Advanced LSI Microcircuit Packaging Using Thick Film
Multilayer Technology. "
These guidelines are intended as an educational tool compiled to inform
designers and fabricators in the art of preparation and production of multi-
layer ceramic circuitry where the objective is to attain a high reliability
end product.
Current state-of-the-art IC technology provides lo4ic circuits which will
change state in only one nanosecond. Operating speeds of computers have,
therefore, reached a stage where speed can be limited b y the length of an
interconnection between integrated circuits.. One method of reducing these
lead lengths is by utilization of custom 1,SI chips. However., when special
application monolithic I_SI circuits are not available, significant lead length
reduction can be realized by a hybrid approach. Ceramic multila yer inter-
connect systems permit the advantages gained through integrated circuit
technology to be reliably utilized in a miniaturized custom-made form with-
out incurring the expense and lead time involved in custom I.SI chin design.
However, as the physical size of the ceramic carrier interconnect circuitry
decreases and active device density increases, the probabilit y of electrical,
thermal or mechanical problems increases proportionally. It is the ob-
jective of this design guide to alleviate wherever possible an y post-fabrica-
tion problems by proposing a sound pre-production design philosophy.
	
1. 2	 Program Objectives and Approach
This report is a summary of the effort expended and conclusions reached
during a 12 month study program. The overall program com prised three main
phases of effort.
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rPhase I
This phase included a search for applicable technical papers and docu-
ments which could be used as reference material. Technical symposiums
and seminars also were attended and referenced for applicable technical in-
formation. Where possible, authors of referenced literature were interviewed
to determine additional technical details in relation to the published reference
material, Particular emphasis was placed on the investigation and stud y of
the following;
1.
	
	 The maximum practical single substrate size based on m,.^chanical
stability of the most promising base materials, hermeticity pro-
visions for active devices package processing; environments.
application environments, thermal dissipation requirements.
accessibility for testing, ease of repair and optimum cost.
2,	 Computer aided design and artwork preparation.
ID.
	
	 Comparisons of the various processing methods such as screen
printing, green-tape. plasma spraying. chemical vapor deposition.
or other methods of fabricating hybrid I,SI microcircuit packages
using thick film multilayer technology.
4. Optimum interconnect construction analysis with consideration
given the number of conductor lavers, insulation layers line defi-
nition and component density.
5. The advantages and disadvantages associated with use of beam lead
integrated circuit technology combined with screen printed thick film
multilaver techniques.
Phase II
Based on the results of the Phase I stud y , test patterns were developed
which demonstrated hybrid LSI microcircuit packaging technology and tech-
niques. The description of these test patterns and design philosophy is
found in the section pertaining to test pattern utilization.
i
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Phase III
A The final report is written to encompass the design standards and guide- 	 j
- lines for present and future generation of ceramic multilayer hybrid micro-
circuit packag i ng.	 This report includes tables, graphs, diagrams, sketches,
curves, procedures, photographs and drawings in sufficient detail to compre-
a
hensively explain'the results achieved under this effort.
7
` 1. 3
	
Organization of Repor ti
F	 I This report is presented in four major sections as follows:
Section I - Introduction
Section lI - Design guidelines with applicable process description,
inspection information 	 and. procedures
Section III - Glossary of terms
Section IV - Technical references
a
1.4	 International System of [.hit s
For purposes of clarification, certain terms in this :report have been
presented in conventional terminology and units of measure. 	 In compliance
t
with the contract requirement concerning usage of international units of mea-
sure, (NBS Bulletin January 1971), the following list of conversions is presented
in reference to NAS, SP-7012: y
To Convert From	 To	 Multiply y:p X
--
Inches	 Meters	 2. 54 X 10
Inches of mercury (60°F)	 NewtonROeter2	 3. 37685 X 10
Inch Meter Z	 6.4516 X 10-
°C	 °K	 tK	 tC + 2 5.15
1
1
t
~ 1 - 3	 ::
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SECTION 2
GUIDELINES
2.1 Abstract
Ceramic multilayer circuitry results from the sequential build-up of two
or more layers of pre-determined conductive interconnections separated by
dielectric layers and fired at an elevated temperature to form a solidly fused
structure. The resultant ceramic interconnect matrix is used as a base to
mount active and passive devices and provide the necessary electrical inter-
connection to accomplish the desired electrical circuit, 	 J
Many methods are known for developing multilevel conductor mechanisms
i	 such as multilayer printed circuits, welded wire matrices, flexible copper
tape conductors, and thin and thick-film ceramic multilayers. Each method
can be considered as a specialized field with each possessing its own particular
set of benefits and problems.
This design guide will restrict itself to the art of design, fabrication and
assembly of ceramic multilayer circuitry and the reliability of the end product.
2.2 Ceramic Multilayer Interconnection
For the sake of simplicity, only the two primary methods of ceramic
multilayer circuit design and fabrication will be discussed, "Green Tape" and
	 3
"Screen and Fire" ceramic multilayer circuitry. As can be seen, the final
end products of both methods are similar in physical characteristics but the
method of obtaining each is significantly different.
2.2.1 Green Tape Method
3
The ceramic tape multilayer board (CTMB) was designed to provide a
low cost (in large quantity), reliable, high density means of making crossover
interconnections between devices to accomplish circuit functions. The tech-
nique employed is to fabricate a number of individual conductor layers printed
on unfired flexible dielectric tape. The layers of conductors and dielectric
3
are compressed and fired to achieve the desired multilayer circuit confiTu, ration.
j
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Figure 2. 2-1 shows a ceramic package with buried conductors fabricated
i
with the green tape method. Note the amount of material shrinkage
which occurs during firing of the final structure.
r
i
Green Unfired	 fired	 Package WithLamination	 Configuration	 Leads Attached
Prior to ;Plating
17IGt R E 2. 2-1
2. 2. 2	 Screen and Fire i^^lultilayer
As previously stated, the end. product of the screen and fire ceramic
E	 _	 multilayer fabrication is ver y similar.: to that produced by the green tape
method. The main differences lie in the fabrication procedures.
The screen and fire fabricated multilayer substrate consists of sequential
layers of conductors and/or resistors screen printed onto a ceramic substrate
E'	 and separated with layers of screen printed dielectric. The layers may be
individually furnace :Fired or co-fired depending on materials used. Windows
are provided in each layer of dielectric to allow interconnection betweenr	 t
l
conductive layers.
r
e
F	
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Figure 2. 2-2 shows a relatively simple screen and fired multilaver circuit
utilizing integrated circuits on carriers. This circuit is part of an ultra high
reliability electronic system.
FIGURE 2. 2-2
Figure 2. 2-3 shows a complex 2 inch X 2 inch screen and fire ceramic
multilaver circuit containing 44 beam 1 '-,ad devices prior to insertion into its
carrier.
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FIGURE 2. 2-A
2-?
ip
2. 2, 2.1	 Fired Cermet Conductor Layers Which are Etched Alternately:
With Screened and Fired Dielectric Layers
It has been demonstrated that etching the conductor pattern rather than
screening the pattern itself can produce very good line resolution. This
method of fabrication is the same as the one described in 2. 2. 2 except the 	
i
conductor layers are screened and fired, then photoresist is spun, or spraved
over the entire substrate surface before etching the particular pattern. I"hb-
dielectric with its properly located vi is is then screen printed over the re-
sultant conductor pattern. Generally, the conductor material is gold.
C
	
	
Glassless conductor material can he spun or sprayed on the substrate. re-
sulting in a uniform layer of conductor material, which is fired in a manner
similar to typical thick film cermet paste, Photoresist i.s then applied ro tho
continuous film of conductor material and the chosen pattern is exposed,
Special etchants are used to remove the undesirable portions of the con lucto r
layer. - Technique type problems with photoresist and etching must he )%ter 
t	
come to develop a process which yields fine lines consistentl y . Adhe. ion try
the substrate or dielectric material has been shown to he another prohlcm area.
2. 2. 2.2	 Fritless Gold Conductor Svstem
Glass-free gold thick film conductor paste (fritless) has recently been
introduced to the microelectronic industr\ , . The conductor pattern can he
a
either screened or etched to produce fine line definition. The bon; between
the conductor material and substrate is a rather complex Molecular one:
therefore it may become necessary to develop dielectrics which closely
resemble the alumina substrate to insure multilaN er intec rity, line resolu-
tion  is comparable to that 'of the better known cermet paste, but firing temp-
eratures vary somewhat. The new fritless gold pastes are fired near 1000
degrees centigrade while t ypical cermet conductors fire in the 800 degree
2-4
fcentigrade range. The glass-free gold composition offers high electrical
conductivity as well as high thermal conductivity. Beam lead bonding or
thermocompression wire bonding should be quite good since the conductor
material contains no glass. Soldering to the conductors will be prohibitive
until newly formulated solderable glass-free materials are available from
vendors. The cost of glass-free conductor pastes is .. elatively high com-
pared to a typical thick film paste. It is conceivable that etching of these
fritless materials might be easier and produce superior results when com-
pared to standard cermet pastes.
2. 2. 2. 3 Alternating Layers of Photo Printable Conductor and Dielectric
1\/(a to r i a l c 	
^_.
Recently a new technology has been introduced which may prove to be
worth investigating as a means of fabricating thick film multilayer interconnect
systems. Utilizing particulate metals and inorganic oxides in a photosensitive
a
	 vehicle, this material is either spun on like photoresist or sprayed on like
paint. The thin coating of material is then selectively exposed to ultraviolet
light through a mask and the unexposed material is washed away. The material
is then air fired as are conventional cermet pastes to produce the desired pat-
1	 tern. At the present time, photoprintable gold conductor and low K dielectrics
are available._ The obtainable line resolution is 0.002 inches with 0. 003 inch
- spaces. Since the conductor thickness is on the order of 0.0003 inches and
a spray or spin application technique is used, the result may well be a film,
which more readily conforms to the undulating profile of typical thick film
t
multilayer systems._ These materials have the possibility of approaching
the precision of thin film circuits.
I`
i
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2. 3
	 Design Guidelines
rThe purpose of this section is to give the designer a set of standards to
establish a working "envelope" in which to operate.
	 Any design guide is
only useful to the extent a designer employs it and the limitations and recom-
mendations must be tempered with good judgment. 	 For example, the estab-
lishment of a 0. 005 inch minimum lane width does not mean that a circuit
	 a
should be designed using only 0. 005 inch lines 	 but the extremes should be
used only	 here necessar y.
	 i
^It must be understood that the multilayer fabrication processes are
critically dependent on both material. characteristics (see Materials section
2.4) and workmanship standards of the operators performing the fabrication
functions.	 These design standards will be more effective if employed in con-.
junction with an in-house materials evaluation.
A set of rules such as illustrated in this report can aid the designer in
laying out planar arrays that will be practical for the process laboratory to
fabricate within the limitations of present day equipment and technology.
Prior experience in hybrid microcircuit technology is a prerequisite for a
designer in order to effectively utilize these guidelines.
2. 3.1	 Electrical Circuit Design
The area of circuit design is of such a complex nature that only general
recommendations can be made here.
	 The basic circuit design should be closely
f
checked for applicability to multilayer package design. A.s in the case with
substrate layout, the electrical designer should have a working knowledge of
fabrication and substrate packaging procedures.
The basic circuit design considered for muttilaver application may be a
:. conventional circuit or an entirely 'new design.
E;
In either situation, a schematic and a diagram will be prepared showing the
elements that are to be produced along with the external connections.
	 There
are a number of restraints, such as size limitations, compatibility with the 	 v
next level of interconnections, etc.,	 that must be kept in mind.
2_0
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2. 3. 1. 1 The Breadboard
Using the original circuit diagram, the next step is to produce a sample
circuit or breadboard to see how it operates. Alterations of the original
circuit design can be made based on the operating characteristics of the
breadboard circuit saving expensive redesign if made later in the process.
Breadboards in discrete component form usually offer accurate indications
of final hybrid circuit performance, but circuit operating characteristics are
sometimes affected by the hybrid film circuit. This occurs because of dif-
ferences in operating characteristics of the various component forms.
Thick film resistors will have different noise levels and different TCR's
than discrete resistors usually used for the breadboard. Thick film capacitors
may also differ from the breadboard capacitors. To some extent, this can be
compensated for by using thick film discrete components (with leads) whose
operating characteristics will be much more similar.
Active devices mounted on the substrate and connected by gold or aluminum
i
wire may perform quite differently than the same chips mounted in a discrete
package with leads as used in the breadboard,
The difference in size of the breadboard and the final thick film circuit i
can result in different operating characteristics. Smaller size and shorter
conductor runs make for shorter propagation times and lower inductance in a. l
thick film multilayer circuit but also promote greater inter-elemernt capaci-
tance. Capacitance difference can be minimized by adding phantom compon a
ents to the breadboard that will imitate the expected parasitic capacitance. It
is difficult to compensate if the breadboard is adding inductance to a lead. , The
final thick film circuit will often operate with improved. characteristics. If
the breadboard can be made to operate satisfactorily, then the final hybrid
design has a good probability of exceeding this performance,
2-f
0
rThe breadboard approach will work for many applications but is inapprop-
riate for other applications. Breadboard performance for high frequency and
other critical circuits often does not correlate well and the breadboarding step
is eliminated by going to actual thick film prototypes instead. if this is the
i
case, much emperical engineering is done by going through two or three separate
thick film layouts.
s
2. 3. 12 The Design Sequence
Original	 Determination
Circuit
	
Breadboard	 of Substrate	 Layout
Diagram	 Size
a
Substrate	 Photo	 Artwork
Fabrication	 Fabrication	 Generation
L
Final Processing
2. 3. 2 General Design Considerations
Prior to actual layout of physical dimensions for the multilayer substrate,
the following general design rules_ must be considered. 	 5
2. 3. 2. 1 Maintain circuit identity and function if possible. The same packaged
electronic function (such as a saw tooth generator) may be used in other appli-
	
€	
cations. Trouble- 	 is also aided considerably b having^ 	 g	 Y Y	 g a distinct
	
`	 circuit identity.
2. 3. 2. 2 Choose, appropriate discrete component types and the method of
assembly. Obviously, the advantages gained by miniaturizing an electronic
circuit would be lost if the package were required to house large bulky corn-
s
ponents that do not lend themselves to miniaturization.
R
E_
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f2. 3. 2. 3 Make maximurn,i use of standard IC's and LSI arrays. Check
availability of all parts. The cost factor may become significant when using
non-standard parts. Availability may become a serious burden on delivery
schedules.
2.3.2.4 Holes in ceramic substrates should be avoided if possible. Holes
must be formed in the green tape state unless ultrasonic or air abrasive
drilling is used. Reliable connections are difficult to make through holes in
ceramic substrates.
2.3.2.5 Use only one side of a substrate since screen printing and firing on
both sides of a substrate complicates processing and can adversely affect yield
and fabrication time.
3
2.3.2.6 Use preferred dimensions. Minimums shouldbe used only where
preferred dimensions are not practical.
2. 3A. 7 Conductor runs should be kept as short as possible to minimize
resistance and lessen opportunity for physical defects.
2.3.2.8 Avoid running conductors around edge of substrate if possible. Edge
printing requires special tooling and substrate preparation. Yield and reliability
as well as fabrication times may be adversely affected, r
2.3.2.9 Orient resistors in either the "X" or "Y direction for ease of
trimming.
2. 3. 2.10 Printed resistors should be located on the bare substrate and not
allowed to contact the dielectric material. (see Test Pattern Utilization section. )
2.3.2.11  Prepare a parts list which includes (a) dimensions (b) contact pads
or leads and materials (c) number of connections required (d) possible substi-
tutions (e) power requirements and (f) unique limitations.
2.9
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2. 3. 2,12 Determine substrate size based on optimum packaging conditions
(see Determination of Substrate Size, 2. 5. 3).
2.3. 2.13 Jumper wire crossovers may be used when one or two per substrate
will eliminate one or more screening operations.
2. 3. 2.14 Coordinates should be parallel to the "X" or "Y" axis and established
from the lower left corner of the circuit. All film elements and discrete com-
ponents should be laid out parallel to the "X" or "Y" axis with exceptions being
made for beam lead conductor lines.
2.3. 2.15 The scale used for layout is not critical; however, the layout can
be facilitated by considering final conductor line sizes when choosing the scale.
For example, a 25:1 scale is convenient for . 003 inch line width while a 20;1
scale is more convenient for . 010 inch line width. Mylar or vellum grid paper
with 10 divisions per inch will facilitate layout.
2, 3. 2, 16 Avoid closed loops A circuit design may call for a closed con-
ductor/resistor loop. To make possible measuring and trimming of resistors,
this loop must be broken until assembly of the circuit is begun. It may then be
closed with a wire jumper. 	 :-
2. 3._2.17 B+ and ground .lines should be maintained on the same conductor
level whenever possible. Use interdigitated patterns to better utilize feed-ins
to components.
2. 3. 3 Determination of Substrate Size
Before an actual layout can be started, a physical size limitation must be
established. Many factors contribute to the determination of the most efficient
size and configuration of the base substrate. Some of the most significant are
end item cost, mechanical and electrical parameters, power requirements and y
system packaging philosophy.
,x-
,r
r _
}
f
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2 3. 3.1 End Item Cost
Very few, if any programs exist today where end. item cost is not an im-
portant factor. Receipt of contract or delivery of hardware may very well
depend on a narrow margin of cost versus selling price markup. The deter-
mination of "to buy or build is primarily an economical exercise as technology
or processing equipment are purchasable items. Determination of repairability
versus throw away is usually set at an end item cost of $500. 00. Less than
$500. 00 unit cost usually categorizes a circuit as a throw away item. De-
termination of maximum allowable cost per package must be accomplished before
circuit function partitioning may be accomplished.
2.3.3.2	 System Partitioning
Initially, the overall system design is partitioned into functional subsystems.
The size and complexity of those subsystems usually determines the size of the
substrate. The multilayer circuit is then designed for an optimum between
reliability and high density packaging. In digital circuits, the required device
area per gate has been empirically derived to be
A/n = C 2 ( 11 1 /3 + 4n 1/3
Where
A = area
n number of gates
C bonding pad width and spacing I
Plotting this equation versus the number of gates in Figure 2. 3-4 shows
that the area/gate is somewhat constant up to 100 gates, then the A/n rapidly
increases with the number of gates. This indicates that integration beyond a
certain level will decrease the package density of the system. i
The number of unique parts that should be utilized in a digital design is
determined_ by the use of either integrated circuits, MSI devices or LSI de-
vices. The curve in Figure 2. 3-5 points out that the parts count can be de-
creased by incorporating LSI chips. The most efficient and economical design
2-11
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for a hybrid multilayer circuit is generally obtained by using some combination
of the three chip types. Furthermore this design approach will save design
time and expense when existing devices are utilized.
Then, too, there are other considerations such as substrate material'
availability, package availability, and/or cost if developing and fabricating
special materials and packages. If too large a mmultilayer interconnect board
is designed, problems resulting from processing tolerances, registration from
layer to layer and mechanical and physical stresses can become unmanageable.
2. 3. 3.3	 Power Limitations
Total circuit power dissipation should be limited to 1.5 watts,finclh2, This is
only a rule of thumb and must be determined by the overall thermal design, the
maximum junction temperature and the maximum system temperature. The
thermal resistance of any given device can be calculated with the equation,.
_t8 --
KA
Where:
t = thickness in direction of heat flow
K thermal conductivity of medium
A = cross-section area
In actual practice, it may be difficult to achieve the calculated thermal
resistance. For example, a eutectic bonded device may have a,,void in the
bond interface which would increase the thermal resistance. Initial calcula-
tions indicate that direct die attached devices have 20 to 50% lower thermal
resistances than beam lead devices. Due to the reproducibility of beans lead
`s
devices and the common occurrence of voids in directly attached devices, both
methods are specified to have nearly the same thermal resistivity. Conformal
:
coatings decrease the thermal resistance for either method of device attach-
ment but the effect is much more pronounced, in beam lead devices, especially
2-13
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as the power is increased. Of course, power generated internally in relation
to the ambient teiliparature will determine the amount of heat removable from
a package. The total power dissipation is a summation of all power generating
components per total substrate area.
2. 3. 3.4 Substrate Availability	 -
The 96% alumina substrate is available in a rather large assortment of
sizes and shapes. The most readily available standard size appears to be the
2 inch X 2 inch and 1 inch X 1 inch in both . 015 inch and . 025 inch thicknesses.
These basic sizes may be further reduced or altered by sizing before or after
processing. Surface conditions also play an active role in determination of
substrate size as the normal processing camber is usually specified at . 004
inches/in of substrate. In large substrates, this camber would reduce the
screen 'break-away" which is normally . 025 inch by a significant amount. A
3 inch  3 inch substrate could conceivably have the screen "break--away" re-
duced by almost 50170 thereby critically affecting definition.
2. 3. 3.5 Packaging M ethod
Substrate size may become a. critical factor when considering hermetic
}
	
	
sealing of end item circuitry. Flatpacks or carrier packages are limited in
availability. Sealer configruation may be a determining factor also.
2. 3.4 Layout Procedur e
The followi_ig discussion concerns the procedures and techniques used in
transposing a given circuit electrical schematic into a working" layout from
which the actual fabrication artwork can be produced.
r
i
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As stated, it is extremely important for the substrate designer to be
familiar with the manufacturing processes as well as the electrical and
mechanical characteristics which affect the final deliverable circuit. The
following sequence of events should be 'followed after gathering as much in-
formation concerning, the circuit as possible:
F	 Schematic Parts List	 Determine	 c	 { Determine
i	 Design	 _ Preparation `^ 07 Substrate Size	 Final Pack-
1
	
	
age Config-
uration
r
Prepare	 'Interconnect	 l Artwork
"Doll"	 -- -Circuitry	 -- -- Generation - v—Processing
Layout i
	 N _:..
2.3.4.1 Schematic Diagram
As indicated previously, circuit functions may be altered or revised due to
interreactions and adverse circuit characteristics which show up during the
breadboard stage of circuit design. The engineering schematic can be drawn
after all problems have been worked out of an electrical system and a final
circuit function or segment identity has been decided upon.
The schematic should clearly show component identification values and
tolerances. Interconnections between components should be shown with any
sensitive areas labeled for special consideration during layout.
g	 2.3.4.2 Parts List Preparation
An engineering parts list should be prepared which shows the following
information at a minimum;
1. Part (resistor, capacitor, etc.)
7
2. Reference Designation (111, Cl, etc. )
3. Value
4. Tolerance (+ h% etc.
5. Vendor (from whom purchased)
2-15
ig
i`
6. Vendor Part Number
7 In-house Part Number
S. Component Size (dimensions and break-outs)
Figure 2. 3-6 shows a typical engineering parts list used in the layout phase
of development. See Selection of Discrete Components and Substrate Element
Design sections (2. 3. 5 and 2,. 3. 6).
2. 3. 4.3 C)etermination of Substrate Size
This subject has been covered previously but should require special study
as the substrate size can be a very influential factor in circuit performance.
2. 3.4.4 Determine Final Package Configuration
This function should be considered one of the most important steps in the
layout procedure as the final packaged circuit must be capable of surviving in
the hostile environments encountered after leaving the spe-cial handling that it
will enjoy during fabrication and assembly. See Selection of Discrete Com-
ponents section for information on package selections (2. 3. 5),
2. 3. 4. 5 Prepare "Doll" Layout
The approximate component area consumption and orientation can be
determined by the use of component representation "dolls".
The representative dolls are drawn to scale using the scale of the layout
as a basis. Each component doll should be dr awn to the naximum, tolerance
dimensions using vendor information or in-house data files. The dells should
also include any connecting pads with the component terminations shown. The
termination areas or connecting pad area sizes may be determined by bonding
and electrical connection method. Figure 2. 3-7 shows t y pical component dolls
for use in the layout phase.
Screened on components such as resistors, capacitors and inductors' should
be calculated as covered in their respective subsections under Substrate Element
Design (2.5.6 ),
j
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2.3.4.6	 Interconnect Circuitry
2. 3.4. 6.1 Paper Layout
For the first trial layout, place the dolls of the specific components
to the approximate positions of the schematic diagram and then shift them
around for better physical fit. This procedure will generally reveal potential
interferences.
Redraw the screened components and sketch in the conductors and leads
and the estimated outline of the substrate to scale around the cutouts. The
trial layout can be used to check the required substrate size, to provide a
visual description of the component sizes and dsitribution, and to show major
interferences, such as blocked-in terminals requiring crossovers, and other
topological difficulties.
This trial layout, if satisfactory, becomes the model from which all elements
are detailed carefully, tailored to fit oddly shaped spaces, and recalculated to
ensure that they meet design values. The interconnect conductors and isolation
crossovers are also placed with the dimensions selected from the applicable sec-
tions (see Substrate Element Design section 2. 3. 6). Naturally, components will
have to be moved as conductors are accurately drawn in, and any further diffi-
culties may have to be resolved by cut-and-try: i. e. , by starting a different
translation of the schematic and a different trial layout. (some engineers even
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use a Polaroid camera or a Xerox machine to record each trial layout before
changing or revising it. )
2. 3. 4. 6. 2 Breadboarding by Layout Simulation
An extremely useful way of checking the circuit layout for correct operation
and such effects as ground loops or undesirable proximity of parts is to con-
struct a simulated layout with breadboard components. Miniature packaged
parts of sizes approximating the components to be used can be wired together
by hand; perhaps too laborious for a very complex circuit, but very useful in
many other cases. Some hybrid laboratories use blank substrates to which the
main parts can be assembled to simulate the layout of the more critical compon-
ents.
f	 As experience is gained, the engineer will find that making screens fora re-
vised circuit is not too expensive and should not deter him from experimenta-
tion. The first actual hybrid prototype will serve as a simulated breadboard, and
changes may very well result from the measured performance parameters. A
f breadboard canusually be tested and evaluated in essentially the same manner as
a prototype design prior to actual artwork commitment.
2.3.4. 6.3 Layout _Revisions
Some of the changes which ml,'rh be considered in subsequent revisions and
iterations of the designare;
1. Substitution of chip components for printed components occupying
too large an area or not meeting electrical requirements.
2. Substitution of printed components for chip components if sufficient
area is available and appropriate characteristics match.
3. Change of basic material resistivity for resistors or dielectric
medium for capacitors.
4. Change in the number of screening operations.
5._	 Use of a finer or coarser basic line width.
6. Use of a different range of semiconductor devices and mounting
methods, such as chip; and wire, beam lead, or packaged micro-
devices, to achieve better size, yield or cost.
2-19
i	 w . e'
i
7. Rearrangement of layout of circuit and lead wires to minimize
crossovers, separate appropriate circuit segments from each other and
minimize common critical ground currents.
S. Revision of resistor size or component locations to keep power
dissipation within reasonable limits; this may also involve changes
of substrate size.
From several successive approaches to the layout of each circuit, the de-
signer will often develop additional trade off rules as he gains confidence and
r^	 a
thus speed up the initial design choices.
J	 2.3.5 Selection of Discrete Components
At the present time, the list of vendors who supply discrete components
for hybrid microcircuits is quite large. For some time, the component manu-
facturers were reluctant to commit their fabrication facilities to the volume re-
quired to bring the price of discrete components down to the "users level. With
the advent of large scale acceptance and use of hybrid microelectronics, the
trend is now to greater availability and lower cost of discrete parts.
The components most applicable to multilayer hybrids can be grouped as
follows
1. Chip Capacitors
`	 2. Chip Active Devices
3. Mini-components
4. Special Termination Devices
5. Packages4	 6. Chip Resistors
2.3. 5.1 Chip Capacitors
It has been found that chip capacitors are the most economical in both
a
space consumption and processing costs when compared to deposited sub-
strate element capacitors.
The add-on chip capacitors are available in single dielectric layer and
E	 multilaver. form. The multilayer type chip is slightly more expensive but more
widely accepted due to the extremely wide capacitance range and terminating
methods available.
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A number of formulations are available, but two basic types used most fre-
quently are high "K" and low "K" (NPO types). Both types of chip capacitors
are available in a wide range of values and sizes and tolerances ranging from
+ 1/2 to + 20%. Reliability has been proven to be extremely high in chip ca-
capitors and the failure mechanisms that have been encountered are usually
associated with assembly operations.
Termination materials become a critical item when related to electrical
interconnect method. The following chart shows a comparison of bonding
methods to various termination materials.
Electrical Contact Method Termination Material
Solder Silver
Pd/Au
Pt/Au
Platinum
Pd/Ag
7
TC Bonding Gold
Pt/Au
Platinum
Conductive Epoxy Silver
i Pd/Au
Pt/Au
Platinum
Gold
1
A good quality control and inspection program is recommended to assure
integrity of the components.
s
1
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Pi Summary of Characteristics of Ma!eria!s Currently Available
Operating Typical Cap Typical Cap
Dielectric Temperature Temperature Dissipation -^ With DC -^ With AC
Type Constant Coefficient Range Factor Voltage Bias Voltage Bias
COG/NPO 80 0 '30ppm/'C -55°C to +150`C .050% 0% 0%
COG/NPO 80 0 `10ppm/°C -55°C to +150°C 05% 0% 0011>
W5R/BX 1600 '--15%Max -550Cto+125°C 2.0% -10 0/'0 +20%
K2000 2000 '--15% Max - 55°C to + 12VC 2.0% -20% +20%
K2500 2500 -15% Max - 55 0 C to + 125 0 C 2.5% -25% +20%
K5000 5000 +20% -50% +10°C to + 85°C 2.5% -40% +30%
K5000 5000 +20% -85% -55°C to +125`C 2.5% —4C0'o +30 0
I
pR1GV R
.4F p04
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FIGURE 3-8 TYPICAL CHIP CAPACITOR
3
2.3. 5. 2 Chip Active Devices
Most integrated circuits, transistors and diodes which are available in
packaged form are available in chip form. When designing a multilayer
circuit using chip uevices, consideration should be given to specialized assembly
and termination methods such as die :brazing and TC bonding. Reliability cart
also be adversely affected if absolute process control is not maintained.
2.3.5.3 Mini Components
Mini components are those circuit devices which are cased in some type
of package or protective covering with leads available for electrical termi-
nation. These devices have a. tendency to use a large amount of space due to
their larger bodies and the terminating pad areas required for the package leads
^ f
2. 3. 5. 4 Special Termination Devices
This class of components includes the beam lead devices, "flip chip" and
lids (leadless inverted devices). The most desirable type of device for high
density multilayer use is the beam lead device. The devices themselves are
considered hermetically sealed and some are able to withstand handling that would be
destructive to planar process chip devices. Most active devices that are presently
available in chip form are also available as beam leads.
I
TYPICAL AVERAGE PROPAGATION
DELAY TIME = 16nsec
TYPICAL TOTAL POWER
DISSIPATION = 8mW
SSI LOGIC EQUATION
POSITIVE LOGIC: Y = AB
7	 2 6s
76	 '
3	 8	 8	 1
10	 73
to
77
12
13
BEAM-OUTS
1.	 1A	 9,	 3A
2,	 1Y	 10.	 38
3. VCC	 11_. GND
4,	 NC	 12. 4A
5.	 2Y	 13. 4B
6, 2A
	
14. NC
7. 28	 15. 4Y
s	 8.	 3Y	 16.	 1 B
EIA STANDARD
CHIP DIAGRAM
9	 B	 J	 6
5
4
3	
1
1
2	
i
14	 15	 16
(Top View)
FIGURE 2.3-10 TYPICAL BEAM LEAD DEVICE
Flip chips are not quite as available or popular as beam lead devices. The
main reason for the lack of popularity is the difficulty of bonding and the diffi -
culty of inspection of the electrically bonded unit.
,i
Flip Chip
„ umps1 a
3ondin9 Pad Metallization
////77/77
Substrate
	
L.
FIGURE 2.3-11 FLIP CHIP MOUNTING METHOD
2
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The'lid'devices are discrete chip devices which have been mounted on
and electrically connected to a carrier device. External electrical connections
are made to pads provided on the carrier. Space consumption is more signifi-
cant when compared to the other forms of devices but ease of handling and ability
to burn in devices and perform extensive pre-assembly testing makes use of
lids inviting. "I.id'aevices may or may not have encapsulation depending on the
application and device type.
f
c"IT ru
/	
MIT FILL	 ^—
t
FIGURE 2.3-12 LID (L.EADLESS INVERTED DEVICE)
2.3.5.5 Packages
Although packages have no direct role in a thick film circuit (electrically)
they nevertheless represent a most important part of the overall technology of
building thick film circuits. It is unfortunate that because of their secondary
electronic role, the technology of packaging is at times given insufficient
attention. The package is an extremely important and critical consideration
often responsible for making or breaking a thick film design (from a performance
and/or an economic standpoint).
2. 3. 5. 5. 1	 Package Functions
There are three functions of packages in thick film circuits
1 . They protect the circuit from the physical environment in which the
circuit is to be operated and provide a benign ambient for sensitive
components.
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2, They may be required to protect the circuit from EM[, EMP or
related interference with circuit operation.
3. They provide for electrical and thermal paths between the
circuit and its surroundings.
F
2.3. 5.5 .1.1	 Protecting the Circuit from the Outside Environment
Thick film components themselves generally are fairly rugged but where un-
^. encapsulated. silicon chips or other discrete components are present, a pro-
r	 l
tective system of some kind is usually necessary. 	 Some of the types of en-
vironmental situations that arise are described below.
12.3.5.5.1.1.1	 Humidity
It is of utmost importance that a thick film circuit receive adequate pro-
tection from water vapor.	 If the circuit was intended to operate in a protected
area such as an air conditioned room,the humidity protection offered by the
package could be minimal. - At the other extreme, most circuit specifications
require operation in high humidity environments. 	 This range of humidity
levels makes for a variety of packages.	 Furnishing adequate humidity pro-
tection is perhaps the most demanding task for packages.
2. 3. 5.5.1. 1. 2	 Contamination
Thick film multilayer hybrid circuits often operate in situations where
protection from chemically active materials is needed.	 In many situations,
a simple contamination may end up as a corrosive substance. 	 Residues such
as flux and epoxy hardners can, under certain conditions, combine with moisture
to form electrolytes which support catastrophic electrolytic corrosion.
2.3. 5.5,1, 1. 3	 Abrasion, Pressure, Shock and Vibration
e These situations quite obviously generate need for protection of the thick
film circuit.	 The flying leads of a silicon chip cannot tolerate handling of any
o
x.
kind.	 A package with this kind of lead bonding must be designed so that
nothing can disturb the circuit.	 Total physical isolation is essential. 	 Other a
components, while firmly attached for normal use, may need protection if
the environment or the application of the circuit involves acceleration such
as is encountered in missile use, pressure at great depths in an ocean,
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gvibration from a vehicle or being dropped (shock).
2. 3. 5. 5. 1. 1.4	 Electrical Protection
Packages are often called upon to offer electrical insulation from nearby
high voltages and to shield the circuitry inside from electromagnetic radiation.
2.3.5.5.1.1.5	 Temperature
Temperature protection is something that packages can provide only
briefly due to an external excursion. Temperature is usually thought of
as being an important part of the overall environment in which a circuit
must function and in which the package must continue to offer protection
against all the various other environmental hazards discussed above.
2. 3.5.5. 1. 2 Providing Electrical and Thermal Paths
This is the function that creates many of the difficulties associated with
packages. The difficulty comes with the need for allowing continuing
uninterrupted communication back and forth between the inside of the pack
age and the outside while providing simultaneously the various types of
environmental protection.
2. 3. 5. 5. 2 Popular Package Configurations
The extremely wide variety of conditions under which thick film hybrid
circuits must function naturally leads to many different physical package
configurations. The desire and need for some kind of package uniformity
and the common needs of many users has led to extensive use of certain
a
common configurations. The package configurations in use toda y
 can be
laced in four general categories: l TO ty pe , 2 •	 ac k	 3P	 g	 _g	 O	 ` e,O 1F`atp l`s O uI^a1
In-Packages (MP's), and (4) Other types specials. etc,
2. 3. 5. 5. 2. 1 TO Configurations
This is the familiar hat-shaped package that has been used extensively for
transistor packages. It has a flat metal base through which wires pass (insu-
lated by glass). A thick film multilayer circuit can be attached to the metal
base by soldering or attachment with epoxy adhesives.
F
♦f
FIGURE 2.3-13 TYPICAL TO PACKAGE WITH
SUBSTRATE MOUNTING
2.3. 5. 5.2.2 Flat Packs - This package configuration has leads that extend
horizontally out the sides of the package. For packages with many leads. egress
can be on all four sides. The basic construction can be metal. glass. ceramic
or plastic.
Where the TO package is usually attached to the printed circuit board uy
inserting the leads through holes in the PC board and then soldering, the flat -
pack is attached by soldering or welding the leads to matching conductor runs
on the PC board. No mounting holes on the PC board are needed. Flatpack
leads are usually ribbon leads. A common size and spacing is . 010 inch leads
on . 050 inch centers.
Flatpacks come in a wide variety of sizes. ranging from as small as .250
inch square with four leads on each side to over 1. 0 inch square with as 'many
as 80 leads. Although they are not as standardized as the TO series where the
same package is made by different manufacturers. each package manufacturer
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does have several standard sizes to choose from. Standardization of sizes
from one manufacturer to the next is a distinct possibility.
Flatpacks allow a large area for circuitry and thus are popular for the more
complex circuits. Thick film multilayer circuits can either be mounted on the
base of the flatpack and a cover sealed on (much the same way as is done with
the TO cans) or the base of the flatpack itself can be the thick film circuit.
Flatpacks are, in general. more expensive than other packages.
y
f•,
FIGURE 2.3-14 TYPICAL FLATPACK
CONFIGURATION
2. 3. 5. 5. 2. 3 Dual In- Line Packages (DIP' s )
The leads of the DIP are arranged on two sides of the base of the package
in much the same way as with the flatpack. The most common spacing is 0. 1
inch centers. The standard distance between the rows of the leads (after they
are bent at right angles) is 0.3 inch or multiples of this spacing. A 14 lead
DIP is approximately 0. 75 inch long. DIP's come in longer packages with as
many as 40 leads.
The leads of the DIP are much sturdier than those of the average flatpack.
They are often made from a metal stamping but are of heavier gage. When
they are bent at right angles so that the leads point "downward" from the base
of the DIP, they are in position to be inserted into a PC board and soldered.
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DIP's are commonly made with ceramic bases. The covers may be of cer-
amic or the package can be encapsulated in plastic. DIP packages are as a
general rule, less expensive than flatpacks.
*lop
FIGURE 2.3-15 TYPICAL DIP
2. 3. 5. 5. 2.4 Non-Standard Packages
Thick film multilayer circuits seem to lend themselves to non-standard
packages more so than do other types of integrated circuits. This is partly
because of the rugged nature of thick film. which allows use of less expensive
and non-conventional packaging approaches. It is also because many applica-
tions of thick film multilayers are unique and lead to a variety of package
dimensions. The thick film substrate itself is a good start towards fabricating
a package. Many thick film applications tend toward high volume situations
where it can be economical to build a unique package specifically for the par-
ticular circuit rather than use one of the standard configurations.
There are a variety of metal packages that are somewhat non-standard.
They have excellent lead-in seals and offer good heat dissipation capability.
FIGURE 2.3-16 NON-STANDARD PACKAGE
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i 2.3.6 Thick Film Element Design
The thick film element design phase is of course, one of the most important
steps in the design of a reliable multilayer ceramic circuit. The conductive
interconnect system is that medium which provides a base for mounting the act-
ive devices and furnishes the necessary discretionary electrical interconnec-
tions. These elements can be segregated into four distinct types; resistors,
conductor fdielectric, inductors and capacitors. Each circuit element has its
own inherent set of dimensional rules and formulas which may overlap.
2. 3. 6.1 Resistor Design
As discussed in the Test Pattern Utilization section -(2.. 8), thick film re-
sistors are somewhat difficult to fabricate as a part of complex multilayer
circuitry. The multitude of refirings and extensive use of dielectric mater-
ials as well as area consumption may sometimes dictate the use of chip
resistors.
Before the thick film resistor can be designed and drawn, several factors
have to be considered. These include dimensions, clearances, trimming
allowances and power rating. In addition, the paste manufacturer's literature
should be studied thoroughly in order to determine the relation between resistor
material selected and processing parameters for other materials. (See the
Materials section on resistors. ) Every organization that fabricates micro-
circuits should generate information on processing conditions for every paste
utilized. ;Up-to-date information should be taken into account prior to planning
and layout of thick film resistors.
2.5. 6.1.1 Test Pattern Utilization Refer to resistor Test Pattern Utilization
section (2. 8) prior to calculating resistors.
j
V
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2.3.6.1.2 Sheet Res is titivity
Although the sheet resistivity of a particular resistor paste is compounded
to a specific value (10 0 /p , 100 S2 /p , 1K a/O etc. ) by the paste manu-
facturer, the final value after firing varies considerably among various fabrica-
tion facilities. Factors such as screening condition, paste condition, firing
profile, resistor geometry and termination conductor material can have
considerable effect on final resistance readings. The basic equation for
resistance is;
(1) R = A
	
Where R = Resistance, ohms
P = Bulk resistivity
J Length of resistor
A = Area of resistor cross-section
Expanding
(2) R = A
	
= Z,W
	
Where T Thickness
W= Width
(3) Also, the sheet resistance is inversely proportional to the thickness, or
= e,ffective sheet resistivity inP
	 T or 	 T = Ps-	 Where ps ohms./square
Substitution of (3 ) in (2) provides
R (ohms) Ps W
PsN	 Where N = number of squares
R
N Ps	 W
2.3.6.1.3 Power Rating
The normal Value for heat dissipation in thick film resistors is 25 watts	 a
per square inch of active resistor. , The active resistor area is that area of
resistor remaining after final trimming operations. The conductor termina-
tion areas are not included. The poue r to be dissipated by a resistor in a
circuit may be calculated from:
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J	 W.
IP=I2R=EI=E2/R.
The area of a resistor required to dissipate its generated heat may be calcu-
lated from the relation that
A= K	 where	 A = resistor area (in2),
P = power dissipated by resistor (watts), and
K = mated resistor power (waits,/sq. in).
Example;
If a resistor is 0.10 inches long and 0.025 inches wide and manufactured
with paste that has a power handling capability of 25 watts/in 2, then the maximum
power that the resistor can dissipate is
P = A x K x C
(0. 10 x 0.025) x 25 x 75 percent
= 0.039 watt
wherei
A area in in
K = power rating in watts /in2 (thick film paste), and
T =c trimming correction (percent material remaining after trimming).
If the area is known, the power that a resistor can dissipate can be readily
calculated from
P=AxK.
When determining the minimum width for a resistor with a specified power
j	 rating, the following may be used
1
!	 (P P)zWm =
	
	
Where Wm = the minimum width in inches of activeKR resistor (must exceed . 020 inch)
Ps = sheet resistivity of paste (determined bys	
"'as fired" resistor monitors)
R = resistance required, and
K = rated resistor power.
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2.3.6 .1.4 Allowance for Trimming
Thick film resistors can be screened and fired to an accuracy of approxi-
mately 10 to 25 percent. If closer tolerances are required, it is necessary
to trim the resistor by either an air abrasive or laser technique. It is standard
practice to choose the size of a resistor so that its value is approximately 75
percent of the desired value. The resistor is then brought to the correct value
by trimming.
Example:
If the final circuit value of a resistor is to be 20 kQ, the design
value of the resistor should be
R = 20k x 75"Yo = 15.0 kS2
Assuming the sheet resistivity of the ink for the resistor is 10kQ /sq.
the number of squares, N, should be
N _ P s _ 15000 _ 1. 5 squares
10000
If the resistor is . 030 inches wide, (. 020 inches minimum width was determin 1
by power calculations) the length will be
RW 15000 x . 030L A s
	 10000
L .045 inches.
The final value is obtained by trimming (removing) a portion of the resistor
material from the substrate. This has the effect of increasing the number of
squares and thus the resistance.
2.3.6.1.5 Resistor Layout Dimensions
The resistor layout dimensions and clearances are shown in Figure 2. 3-17.
One side of each resistor must have a trim edge,
r	 ,
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NOTE:
11 DIMENSIONS IN INCHES
I) G AND H DIMENSIONS ARE FOR LASER
TRIMMING INCREASE DIMENSIONS G
AND H BY 010 FOR ABRASIVE TRIMMING
31 LENGTH OF RESISTOR (Cl IS ALWAYS
BASED ON THE DIMENSION BETWEEN
CCNTACT PADS
TRIM
E PAD
A
Preferred
	 .020
B
.040
C
.040
D
.010
E
.030
F
.004
G
.030
H
.025
.I
.030
Minimum	 .015 .020 .025 .005 .015 .000 .020 .015 .015
FIGURE 2.3-17. RESISTOR DIMENSIONS AND CLEARANCES FOR
TRIMMING
2. 3. 6. 1.6 The number of resistor inks per substrate should be kept to a
minimum. Each resistor ink requires separate artwork, its own screen
and a separate screening operation.
2.3. 6.1.7 Orient resistors parallel to X or Y axis for processing repeat-
ability and ease of trimming.
L
	
^ ' r ung
FIGURE 2.3- 18
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	 2.3.6.1.7 Avoid zig-zag or meander resistor configurations. riot spots may
be created at corners. Zig-zag resistors are also difficult to trim.
WRONG DESIGN	 CORRECT DESIGN
FIGURE 2. 3-19
2.3.6.1 8 - Avoid closed loops, single closed path resistors cannot be trimmed
and measured. The proper layout procedure when a closed loop required is to in-
corporate a break in the conductor path to fabricate resistor processing with
loop to be closed by a jumper at assembly.
JUMPER
WRONG DESIGN	 WIRE	 CORRECT DESIGN
FIGURE 2. 3- 20
2.3.6.1.9 Resistor Aspect Ratio
The aspect ratio of a film resistor is the ratio of its length to its width,
or W . This is also equal to the number of squares, N, in the resistor. For
resistor design where the length is greater than the width, the maximum
aspect ratio should not exceed 10:1. For good design, it should be 5:1 or less.
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When the width must be greater than the length, the aspect ratio should
at least be 1:5 and never more than 1:10. Resistor geometries should be kept
as close to the test pattern configurations as possible.
It is again emphasized that data such as design curves are established
by the paste manufacturer and the processing laboratory. The designer should
use such information to gain greater layout flexibility. For example, if a
resistor length is restricted on the substrate due to other considerations, the
data obtained by test pattern utilization would indicate the choice of paste
resistivity to be used.
THICK FILM RES ISTOP,' SLEET
I -r LF	
--_
	
- - — - - -----	
DAB`	 _	 Ci RCU !T ; 410.-
REF.
DC S.
NOMINAL
VALUE TOL
PN R
,^ ,/aTTS
DESIGN
VALUE
   C
RESISTOR T.'AH G E
V^I JDTN ^E f!GTF^
`t: i^-TIVIT"
i•ICI-.;IiJAL	 I^ALCW
S P LIT
A72P
5PFET
C_'ESiSTIVITY
TE2i.:
COtsa_
!v1 I N
_
ivl^^.
.j
! I
---t4-
co
_
I {
rn^
LIT y
OFPpp 
QUAr p IS
-'	 l E j. ORIGIN
i1
a
2.3.6.2 Conductor/Dielectric Design
The conductor dielectric interconnect system is an extremely important
element in the multilayer circuit design. A poor design can result in a high
i
incidence of shorts and/or opens in the circuitry during processing. A poor
design can also result in excessive assembly costs as well as reduced final
circuit reliability. As is the case with the other thick film elements, 	 j{
the final circuit configuration is dependent c ►n the processing expertise and the
capabilities and limitations of the materials used (see Test Pattern Utilization
and Materials section).
c	 The dimensions shown are for gold fine line conductors and crystalizable4..
dielectrics unless otherwise specified.
2.3.6.2.1 First Conductor Layer 	 I,
Figure 2.3-22 gives requirements for the .first conductor layer. Maximum
line widths are not specified since this parameter is sometimes dictated by
special power and voltage requirements. However, an unnecessary amount of
conductor material shouldbe avoided, especially in multilayer construction.
As stated before, conductor lines and resistors should run parallel to the X
and Y axis.
2.3.6.2.2 Conductor Terminal Design
Do not run conductorsaround the edge of the substrate. Edge printing
requires special tooling and reduces yield (Figure 2. 3-23):
2.3.6.2.3 Beam Lead Device Mounting Pads.
Beam lead discrete devices typically require narrow (0.005 inch) conductor
?
	
	 interconnect lines with ,spacings of 0. 005 inch. The beam lead device must
normally be placed on the substrate or first layer. The conductor lines that
make contact with the leads are flared (expanded) once outside the device's
dimensional areas as shown below. Fine lines and spacings are difficult to
K	 process and therefore yields are improved with broader conductor lines and
f	 spacings.
LI
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HOLE
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PREFERRED	 .025	 .010	 .070	 .010 1
CONDUCTOR
r f	 %	 RESISTOR
C	 I
A
	
	
^^	 NOTES:
/rr
: ; .	 µ 1. Exceptions must he
.. 	 : made for conductorB pads for beam lead
devices.
A	 2. Dimensions in inches
3. Resistors may be post
or pre-terminated de-
bending on materials
SUBSTRATE EDGE	
Used.
FIGURE 2.3-22 FIRST CONDUCTOR LAYER
i
3
i
CORRECT
00
r.
`	 INCORRECT
a.
y
FIGURE 2.3-23 CONDUCTOR TERMINAL DESIGN
MINIMUM ,ono
_oos .015 . oos
DIMENSION A 8 C DI
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PREFERRED	 .001	 .003
MINIMUM	 .0005	 .001
A
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^ CONDUCTOR	 j
/r	 BEAM LEAD	 a
SEMICONDUCTOR
FIGURE 2.3-24 BEAM LEAD CONDUCTOR LINE DESIGN
(Dimensions in inches)
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FIGURE 2. 3-25 BEAM LEAD PADS (one per side)
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A second layer shall be a minimum of .015 inches from the body of
beam lead devices.
015
- J	 NOTES:
1, flair out lines
an- spaces to
I  ct widths1.-J
^.. - i iimum length.
2 .
 Dimensions inFIGURE 2.3 - 26 BEAMI.LAI) CONDUCTOR .
LINE DESIGN
I
7
i
2 3„ 6.2.3.1. General Rules Beam Lead Devices;
1. Conductor leads to all beams of each beam lead device must be on
the same conductor level.
2. N'o metallization should cross under a beam lead device.
E	 3.	 Conductor overlaps should not occur in the beans lead bonding area.
2. 3, 6. 2.4 Discrete Component Mounting Rulesi
Several methods are available for mounting discrete components on the
s	 substrate and are as follows:
1. Bonding of chip or die on the base with a nonconductive adhesive
with electrical connections made by thermocompression wire bonding.
2. Direct die attachment.	 a
li
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DISC.DISC.	
^ICOMP.	 COMP.
(EX. NO. 1)	 I	 1
	
OISC.^	 i
EDGE"
{
a
3. Direct die chip attachment using solder or metal preforms.
4. Bonding of components on the base with a conductive adhesive.
5. Direct thermocompression bonding using beam lead devices.
j
Figure 2.3- 27 illustrates the mounting clearance for discrete components
using a non-conductive adhesive. Example I shows discrete components placed
directly on the substrate while Example 2 shows a component (semiconductor
chip, capacitor, etc. ) placed over two or more metal conductor lines.
CONDUCTOR
1
DIELECTRIC
	 i
3
SUBSTRATE
I	
C TTP.,
(EX. NO. 2) . .
1
A	 B	 C	 NOTE:
PREFERRED	 .D30	 024-	 NDTE l	
I. ALLOW .010 AROUND DISCRETE PART
AND DRAW TO NEAREST GRID LINE.
MINIMUM	 .020	 020	
2. DIMENSIONS LR INCHES.
y
7
a
qj
iFIGURE 2.3-27. DISCRETE COMPONENT PLACEMENT AND INSULATION
{
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2. 3. 6.2.5 Insulated Components Over Conductors
Figure 2. 3-28 shows the proper method of placing base insulated components
over a single conductor line using a non-conductive adhesive. A thick -film
dielectric insulating layer is required when two or more conductor lines are
beneath the component.
A
RREO	 020	 CONDUCTOR
Uhl	 .D16
I
I
NOTE:'
I. LID CERAMIC CARRIER WITH CONTACT POST UP.
2. DIMENSIONS IN INCHES.
(NOTE I)
r
FIGURE 2.3-28 INSULATED COMPONENTS OVER A CONDUCTOR LINE
2.3. 6.2.6 Chip Mounting
'.
	
	 Figure 2.3-29 shows the method by which a semiconductor chip may be
bonded directly to metallized pads or lines (direct die attachment method).
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FIGURE 2.3-29 PADS FOR MOUNTING SEMICONDUCTOR CHIPS
2.3. 6. 2.7 Chip pad wire bonding to be .010 inches minimum from chip.
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CHIP
F IG UR E 2.3- 30
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tFIGURE 2. 3-31 insulation used to prevent shorting of
wire when crossing a conductor shall overlap isolated
conductor by .005 inches minimum.
2.3.6.2.8 Capacitor termination clearance under capacitor to be . 015 inches
minimum.
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035
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2.3.6.2.9 Bond Pad and Resistor Clearances
Bond pad clearances are shown in Figure 2.
0 30No
FIGURE 2.3-33. CLEARANCE OF BOND PADS FROM OTHER MATERIALS
2. 3. 6. 2.10 Clearance for Bond Pads Adjacent to Discrete Parts and Other
Vertical Obstructions
Chip and wire bonds are .035 inches minimum from capacitors.
FIGURE 2. 3-34
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2.3.6.2.11 Capacitor mounting pads will be larger than the capacitor by
. 005 inches on each side and . 010 inches on each end for solder or conductive
epoxy bonding.
i.
.010
LAYER 5
LAYER 4
LAYER J
LAYER 2
LAYER 1
A. Recommended B. Not recommenaecx
DIELECTRIC
CONDUCTOR C
SUESTAATE	 'i^fy
2. 3.6.2.13 Multilevel Feedthrough Design
Multilayer feedthrough metallization may be required to connect conductor
lines through two or more dielectric layers. Because of the difference in
thickness of the screened metal and dielectric lines, the windows become
depressed when placed directly on top of the other. The recommended practice
is to stagger the through connections to minimize this effect.
FIGURE 2.3-37. SIDE VIEWS OF MULTILAYER FEEDTHROUGH CONNECTIONS
2.3.6.2.14 Conductor clearance required around window areas are , 010
inches minimum.
.410
_	
q
.010
FIGURE 2. 3--38 ORIGINAL PAGE MOF POOR ! ;UALTMr,
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2.3.6.2.15 Insulation Planes require a .015 inch square window opening for
wire bonding.
4
3rd Insulation
3rd Conductor. M0152nd Insulation
2nd Conductor
1st Insulation
lst Conductor
...,._..^	 t .f.
d
FIGURE 2.3-39
2.3.6.2.16 Single layer insulation to be staggered . 020 inches for conductor
crossover interconnections where practical to prevent shorting.
E	 Insulation
.020
F
t
I L.020
I
FIGURE 2.3-40
f
i
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2.3.6.2.17 Dielectric Clearance and Conductor Isolation
As a practical rule, the maximum capacitance of a right angle crossover
of two 0.008 inch conductor lines in two adjacent layers is approximately 0.2
picofarad. Dielectric clearance and conduction isolation are shown in Figure
2.3-41 . This method of conductor isolation is used when a small number of
conductor crossovers are required.
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G A g c BELOW LAYER 2
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NOTE:	 DIMENSIONS	 IN	 INCHES.
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	 ::•:::
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DIELECTRIC
CONDUCTOR
(LAYER 2) CONDUCTOR
	
;..
(LAYER	 1) (LAYER	 1)
BELOW LAYER 1
.,.. BELOW LAYER 2
A
8 SUBSTRATE
EDGE
C
CONDUCTOR
(LAYER 3)	 DIELECTRIC"
ABOVE LAYER 2
CONDUCTOR U
CONDUCTOR
(LAYER 3)
ABOVE LAYER 2
FIGURE 2.3-41 DIELECTRIC` CLEARANCE AND CONDUCTOR ISOLATION
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2.3.6.2.18 Dielectric Windows
E
Vias or windows must be designed in a dielectric layer when making con-
nections between two metal conductor layers. Considerations for these windows
are shown in Figure 2.3-42 These dimensions are determined by material
f	 characteristics. Refer to the Test Pattern section (2. 8) and Materials section
(2.7)
B,
U1
CONDUCTORS
y	 y
LAYERC 2 
DIELECTRIC
B
INTERLAYER
CONNECTION
WOMEN A
2.3.6.2 .19 Dielectric Window Clearance for Beam Lead Bonding
A clearance must be provided around beam lead devices to prevent damage
to devices during bonding.
CONDUCTOR
-----^	 ^T. . ..........
I
v 1
2.5.6.2.10 Bond Pad Dimensions
Bond pad dimensions are shown in Figure 2.3-44 Restrictions are placed
due to dielectric intrusion into bonding area.
t f	 t :;(:;	 ® CONDUCTOR
ELECTRIC  G	 :•:	 ^	 f:' ::E•:'^:?~•	 DI-'
A
LAYER 2
D
/ DIELECTRIC
LAYE R 4
t	 t
o BALL OR WEDGE
i s	1:►:.::	
BOND
A.:	 1	 1
J
CASE	 1 CASE 2
A x 8 A	 x B C 1	 0
PREFERRED .010	 X	 .024 .015 X	 .020 .024 .028
MINIMUM .008	 X	 .020
.010 X	 .015 .020 .024
NOTE:	
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	 3
FOR EACH ADDITIONAL
BOND ON A PAD.
2. oIMFNRIWN IN INPNFS
2.3.6.'3 Inductor Design
Thick film inductors can be achieved by depositing either spiral or linear
patterns of conductor ink on the substrate. Solder coating can increase the
conductivity so as to improve the Q of the deposited inductor. Inductance
values as great as 250 pH can be obtained at UHF frequencies. However,
practical constraints imposed by the high packaging density of hybrid micro-
circuits may seriously limit the range of inductances possible as well as the
quality of the inductors.
Two typical configurations are used for deposited spiral inductors; one
is circular, the other square, as shown. in Figure 2. 3-45.
In Figure 2.3-46, the inductance for these coils is given by:
2 2
(1) L - 0.6 8	 n	 X10 -3
for circular coils, and
(2) L= 85 X 10 -4 X S (L X n (5/3)
for square coils,
where n number of turns, a = mean radius = (OD + ID) 11
 004 inch, c = depth
of winding = (OD ID)/002 inch, and s
	 surface area of coil (cm2).
The inductance given by these equations is the low frequency value in
microhenries; the value obtained is generally accurate to within 50. The
type of substrate used has little effect on the inductance value; however, it
I
does affect the Q and distributed capacity (and therefore the self-resonant
i	 frequency). A square coil has a larger inductance than a circular coil of the
same ID and OD (probably due to the greater length of conductor involved)
and is far easier to lay out and produce. For these reasons, the square con-
figuration was more commonly used for deposited inductors in the past. With
the advent of computers having graphic software, the circular _spiral inductor
has become more popular recently. The circular spiral has the advantage of
having a higher Q for a given inductance value.
r
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The following discussion is limited to the square spiral inductor configura-
tion. The self-resonant frequency is given approximately by f
(3) f o = 43.5 X 10 8 X E—n--
r ^S2n
where E r = relative dielectric constant of the substrate. As the operating
frequency of the coil approaches f  the apparent inductance La increases
toward infinity:	 L
(4) La	 1 - 1f/f 12
of
The quality factor Qo measured at fo/4 is given by:
	
W	 S ' /3 W
(5) Qo 3.6 E z 4/3	 = 0. 57 E r e ep 4/3
r Pn
where W = thickness of the conducting spiral (cm), = resistivity of the conducting
material (cm), = resistivity of the conducting material (ohm - cm), p = coil	 3
conductor with (cm), and q = conductor spacing (cm) assuming p = q.
Q at an operating frequency other than f 0 is given by:
(6) Q = 4 X f/fX Q
	
o	 o
It is thus apparent from the equation for Q why solder coating the conducting
0
material in spiral coil improves the quality factor. In practice, the Q, is
usually somewhat lower than predicted. This is generally attributed to
increased resistivity of the conducting material due to surface roughness and
the strong electric field along the edges of the conductor.
It is not immediately obvious from the equations whether the deposited
spiral inductor will yield values of L
	 y'	 , Q and fo which are suitable for high
frequency applications. Moreover, assuming the parameter values are
acceptable; the question arises Is the size compatible with hybrid micro-
circuits? A few illustrative examplesshould help clarify this point.
Figure 2.3-46 shows inductance and self-resonant frequency as a function
of number of turns (spirals) for 0.2,' 0. 3, and 0.4 inch squares; Inductors
physically larger than described by these dimensions ; it is felt,, are not practical
for use in microcircuits. Figure 2-3-47 is a plot of quality factor, Q 
l
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measured at fo/4. A substrate with E r = 9, a line thickness, W, of 0.5 mils
and a resistivity of 0.01 ohms square (1.27 X 10 -5
 ohm-cm for W = .5 mils)
is assumed. The conductor width and spacing are equal (p = q) for all cases.
The following conclusions may be derived from the curves: (1) Within the size
constraints imposed, only inductors of less than approximately 0.4 µ h may be
realized if a self-resonant frequency of greater than 500 MHz is required; and
(2) inductances with large numbers of turns are not consistent with high Q
circuits.
Some improvements in the plotted values may be achieved. For example,
if a glaze is deposited between the substrate and conductor, the value of E r will
be reduced from approximately 9 to 6, thus improving somewhat the Q and f.
Also, by allowing p to decrease (q increase) while n and S remain the same the
value of L will in; rease. These techniques may modify the values shown, but
really significant improvements should not be expected.
The inductance value can be increased two to four times and the stray
magnetic field can be reduced by placing the spiral between ferrite material.
However, this technique raises significant fabrication questions such as: (1)
How do you deposit a layer of ferrite material under the spiral? (2) How do
you mount a layer above the coil without exerting pressure on the ferrite, thus
distorting its electrical characteristics ?
So it seems that except for special cases, the advantages of deposited
inductances (cost and ease of fabrication) are offset by the following limitations:
(1) Inherent low inductances when limited to small physical size; (2) relatively
low Q and, in most cases, low self-resonant frequency. However, at UHF
frequencies and above, the required inductance values are reasonably low enough
to make printed inductors a aesirable method for hybrids.
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2.3.6., 4 Capacitor Design
As stated in the Component Selection section, (2. 3. 5) single layer capacitors
whether in chip form or as a substrate element are extremely inefficient in
relation to substrate area consumption. Low values of capacitors may be
utilized in the design of simple multilayer circuits if the area available permits.
The basic capacitance equation is
C _ KEA (N-i)
t
Various Units
IC 1 FARADS I uuf uuf
A	 Cm2n2 CM 
t	 Cm	 in Cm
E	 8.854
x10-14	.224 . 0885
Where C Capacitance
E = Constant
A = Area
t = dielectric film thickness
= number of plates
(N=2 for calculation)
K = Dielectric constant
For example, if we wish to calculate the capacitance in micro -microfarads
(uuf or pf) with the other units in centimeters (cm), the capacitance equation
would be:
C = . 0885 KA
t
As a practical example, consider a. thick film capacitor with an area of
.040 inch2 . To calculate the capacitance,, assume: i
Dielectric paste with a dielectric constant of 100 dielectric thickness of
I	 .001 inch
C .224 x 100 x .040 448 uuf
.002
The capacitance per unit area is:
i
C/A = 448/.040 11, 200 uuf,/inch2 = . 0112 of/inch2
Based on this example, if a one inch square alumina substrate were used,'
it would take the entire substrate area to fabricate a capacitor of .01 uf. If
only a 1000 pf capacitor is desired, it would take an area of . 09 inch: square
or an area approximately . 3 inch on each side._
n
FIGURE 2. 3-48
Ir Plate
om Conductor Plate
Capacitor Dielectric
CROSS SECTION OF A TYPICAL THICK FILM CAPACITOR
The active capacitive area is that area where top conductor plate covers
the bottom conductor plate separated by dielectric.
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2.3 6.5 Green Tape Ceramic Multilayer Design
The same basic design rules for multilayer ceramic circuitry apply to
the green tape method of fabrication. As stated at the beginning of the Design
Guide section ( 2-3), the major differences between the two substrate systems
is the substrate fabrication processes. The inherent shrinkage encountered in
the final steps of green tape lamination firing requires very close control of
the layout parameters. The final artwork used for fabricating screens and
tooling must take this shrinkage factor in account. The percentage of artwork
oversize required to compensate for this shrinkage factor must be determined
by the processing laboratory responsible for the end product.
The following design parameters are to be used for reference with the
understanding that the limitations of the substrate element design are dependent
on the expertise and capabilities of the processing labortories.
2.3.6.5 .1 Design Parameters
1. The insulating material is a low loss, high strength, preferably
94% Al20 3 composition, although, in some cases a 99.5 Q Al20 3 may
be used. The insulating layers may be as thin as .0015 inches or as
thick as required. Where via holes are involved, it is suggested
that the designer consider plane thicknesses of .002 inches or,
preferably, .005 inches.
	 a
For other . insulating layers, where via holes are not a consideration,
preferred thicknesses are in multiples of . 015 inches. The number
of planes or the thickness of planes is not a limiting factor.
2. Depending upon end use of the composite, the metallizing composi-
tion, is a refractory metal such as tungsten or molybdeum, or a
noble metal such as palladium, platinum, or other suitable alloys.
The noble metals can be specified when the composite is to be used
in applications requiring air-fireable thick film materials. Met
thickness of. 002 to . 001 inch are normal with electrical resistances as
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low as . 007 ohm per square obtainable. Both refractory metal and
noble metal composites are available from ceramic manufacturers.
Conductor widths of . 010 inch or greater with . 010 inch or more space
between lines are recommended where possible. Maximum economy
is achieved with line widths of about .015 inch and .015 inch or greater
spacing, with greater spacing more desirable than wider lines when
trade-offs must be considered. However, .004 inch lines and .008 inch
centers can be provided.
i
In some instances even finer patterns are possible, but these must
be considered on an individual basis. Cost increases as line widths
and spacings decrease especially when long parallel paths are en
r
countered. Conductive line width tolerances of plus or minus .002
inches are practical with plus or minus .0005 inches possible in op-
timum cases, Tight tolerances increase inspection and manufactur-
ing costs and should be specified only when needed,
3. The use of vias, or conductive risers, is the most popular method of
interconnecting the metal planes; in other cases, metal over the edges
a
of the substrate may be used. A minimum via diameter of .005 inch
	 i
with minimum centerline spacing of . 010 inch is possible with .002 inch
thick insulating planes. Thicker insulating layers require larger vias
with spacings between adjacent holes no less than the thickness of the
insulating layer. A minimum centerline spacing of .025 inches for vias
is recommended. Vias of .015 inch in diameter or less are preferred,
but when possible exact size should be left to the discretion of the supplier.
In most cases, it is desirable to cover each via hole with a metal "cover
dot.. " These cover dots allow for slight manufacturing misalignment and
must be considered in the spacing of adjacent lines. The cover dot may
be as small as . 015 inches diameter but should be 020 inches in diameter
when space allows. When through risers must be hermetic, it may be
necessary to break the riser with a short internal offset.
i
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4.	 Buried conductors directly under chip bonding areas requiring
flatness or coplanarity should be avoided when possible.
	
5.	 The buried conductors are, of course, unplated. All exposed
refractory metallized areas normally receive nickel and gold
plating. Designs requiring fine, isolated pads and imbalance of
plating area will create plating problems. While these should be
avoided when possible, they sometimes can be handled with modern
plating techniques. Noble metal patterns may not require plating.
6. External electrical contact methods include ribbon leads, pins, or
contact edges for plug-in board type of connections. Parts can be
supplied with or without pins or leads. The use of pins will increase
tooling and assembly costs and should be avoidec' when economy is a 	 {.
consideration. Since hermetically sealed conductors can be brought
from the device area to the external contact area, the necessity of
hermetic sealing of pins is eliminated.
	
7.	 Several approaches may be taken to the problem of providing hermetic
protection for the chip area. The most often considered are:
A. Cup-shaped lid: A metallized band on the top surface provides
a seal area for a matching cup-shaped lid.
B. Recessed cavity,. Recessed area which will accommodate chips
may be included in the design. A seal ring on the top plane
then allows a flat cover to seal off the chip-containing area.
	
8.	 A standardized system is used between the supplier and the user to
designate the various planes. One common system is to have all
ceramic planes carry a CP prefix plus a number to designate the
plane's location in the composite.
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All metal planes carry a MP prefix.	 Thus the bottom or base
r ceramic becomes CP1; the metal pattern applied to the top CP1 is
MP1; the next insulating layer is
	 p2, etc.
	 If patterns are required
on the back side of the base, the bottom surface of the base becomes
- CP01, and the metallized plane on the bottom is MP01.
9.	 Detailed drawings and specifications must be supplied to the composite
or multilayer manufacturing.
	 These drawings
	 should be 10:1 or
larger, and there should be one drawing for each metallized plane
and one for each ceramic plane showing via holes.
	 Who should
4 supply the necessary artwork is a matter to be resolved between the
user and the supplier for each case in question.
Before a circuit designer gets too far along on his design, using
ceramic composite wiring structure, he should contact the supplier
' to determine the exact design parameters that apply to his particular
case.
DESIGN PARAMETERS POSSIBLE
Minimum Line Widths . 004 inch
Minimum Space Between Lines .004 inch
Via Hole Dia. (best left unspecified) .005 inch
Via Hole Centerline Spacing . 010 inch
Via Hole Cover Dot .015 inch
Via Plane Insulation Thickness .002 inch
Non-via Plane Insulating Thickness .002 inch
Maximum Substrate Size 6 inch X 6 inch
PREFERRED
. 010 inch
.010 inch
.015 inch
.030 inch
.020 inch
.005 inch
.015 inch multiples
3 inch X 3 inch
3i
TOLERANCES
Line Width	 + . 0005 inch	 + .002 inch
Conductor Centerline Spacing 	 + 1/2To NLT +. 002 inch + 170 NLT + .005
inch
Substrate Length & Width	 + 1/2% NLT + 002 inch + 1 010 NLT + .010
inch
Substrate Thickness
	
+ 100/0
 NLT + . 002 inch + 10TQ NLT + 005
_	 _	
-inch
Camber	 . 001 inch /inch (ground) .006 inch/inch
NLT .002 inch
Thru Hole Diameter	 + 1/2To NLT + .002 inch + 1Te NLT + .005
inch:
Pattern to Thru Hole or Substrate Edge
	
+ 1/2 To NLT + . 005 inch + 1176 NLT + °. 010
inch
Metallized Pattern Resis^ance
	
.007 ohm/sq.
	 .015 ohm/sq.
E	 ^
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Lj L
MP1
Y
vy V001,
CP = CERAMIC PLANE
	 SHOW DETAMP= METAL PLANE ^
NOTE:
(1) USE BASE LINE DIMENSIONING OR GRAPH PAPER
(2) SPECIFY DEGREE OF ANGLE WHEN CRITICAL
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2. 3. 6. 5. 2 Preferred Method for Dimensioning Alsibase Composite Substrates
Base Lines
1_	 o	 m
I	 '	 I
Via Holes
Dio.
CPI
2.4 Computer Aided Design
The need for miniaturized devices and systems has been a primary factor
in encouraging development of hybrid circuitry. The manifold increase in
packing density makes the search for an efficient layout and interconnect pattern
a difficult and time consuming task for skilled personnel. In addition to the
layout and interconnect task, manufacturing requirements of high precision
boards may often require the artwork accuracy which only automated drafting
machines can deliver. Therefore, a cost effective computer aided design
system for layout and artwork could be desirable in many instances.
Of the computer aided design systems used in the electronic industry,
the interactive graphic design approach is particularly suitable for multilayer
hybrid design. The problem of multilayer board design is a conceptual one,
a problem of pattern recognition and intuitive judgment. In dealing with a
task of this type, no system approaches the effectiveness of the experienced
designer in determining an effective solution. An interactive computer aided
design system implements the computer for its characteristic speed and
accuracy while retaining the human element to provide creative judgment.
Before a discussion of multilayer board design application proceeds, familiarity
with some of the difficulties encountered in solving conceptual, problems as
opposed to other types is desirable.
2.4.1 The Nature of the Problem
Computers perform many functions in modern technology, business and
industry. The computer is programmed to execute innumerable tasks ranging
from circuit analysis in airborne navigation systems to printing utility bills.
All of these tasks though they may seem dissimilar, can be grouped under two
job classifications, manipulative and deterministic. The differentiating criteria
for classifying these various tasks is found in their methods of solution.
	 ?
First, consider the manipulative task. Under this classification are tasks
such as accounting as applied to most commercial and municipal jobs. Routines
consist mainly of data manipulation through sorting, merging and updating
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adata files. Mathematical operations are generally simple and repetitive.
The generation of report listings is often a large part of this data processing
operation. Although the typical programming is complex, programs can
always be written which will yield a definite answer.
The second job classification is that which is deterministic in nature.
For example, a program which calculates the circuit element values in a
two-part RF filter is a deterministic program. Statistical calculations and
navigational problems are also of the deterministic type. Mathematical
operations tend to be complex and iterative. However diversified the task
may be, there is one property common to all deterministic programming. A
solution will be readied through a definable process and the method and output
result can be predicted given a set of input conditions.
For both manipulative and deterministic problems algorithms can be
devised which will unequivocably lead to a definite solution. However, another
type of problem exists that does not fall. into either of these two c ,rtegories
This type of problem is that of a conceptual or judgmental nature. This
problem has no straight-forward solution. Conceptual difficulties arise which
require judgmental decisions contingent upon innumerable conditions. Routes
to a solution are either so ill defined or relate to such a large number of
combinations that no reliablestrategy exists that will lead unfailingly to a
solution. It is in these situations where heuristic techniques must be employed.
Heuristic implies an empirical technique effective in yielding a solution but
unproved; a "rule of thumb" if you will.
For example, a commuter uses heuristic techniques when driving his auto-
mobile across town. His good judgment,skill and experience guide him from
point A to point B. Although a timely arrival is usually achieved, there is no
guarantee that his heuristic techniques will adequately handle every variable
encountered on his next trip. The computer is inefficient in solving conceptual
and judgmental problems because effective heuristic algorithims are rarely
definable. Again considering our orology, a commuter drives his car across
town in nearly a subconscious mode of thinking making many decisions every
2-h8
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minute.
	
However to write down the exact criteria for the judgment exercised
in a cross-town trip is an impossible task. 	 It is in this group of conceptual
problems which we find the task of multilayer board design.
Heuristic techniques must be employed in order to determine a solu-
tion for a multilayer interconnect. 	 However, there are no effective computerized
c	 heuristic algorithms which are capable of designing a multilayer interconnect
without designer interaction.	 There does exist, however, program suites
which are capable of designing layout and interconnect patterns of double
sided circuit boards using heuristic routing algorithms alone. 	 The success
of these programs can be directly attributed to several foregoing assumptions
{	 which are integral to the routing algorithms employed. 	 The principal assump-
tions are:	 (1) vertical and horizontal routing will be done on opposite sides of
the circuit board; (2) two and only two layers will be designed; (3) few or no
discrete components will be used; (4) all device geometry will conform to a
standard grid.	 More of these assumptions can be made in regard to multilayer
board design.	 Even in the most advanced program suites of the non-interactive
type manual intervention and multiple iterations- are often required. 	 The
R	 computer alone cannot be programmed effectively to solve conceptual or
judgmental problems but the experienced designer does have this ability. 	 The
most effective system then, would be one in which a designer asserts his
judgment in solving the conceptual aspects of the multilayer design problem.
The computer would then be used to assist the designer by doing the "busy
work" of drafting, data storage and artwork generation. 	 This, in essence,
is the interactive graphic design concept.
E	
',r
The interactive graphic design concept is quite applicable to layout of complex:
multilayer circuits.
	 However, the amount of data storage required to develop
a complete computer layout of a complex circuit would exceed the capabilities
r
of most circuit fabrication facilities presently in operation.
-a
It is felt that computer use in layout will continue to grow with the require-
`	 ments for more complex multilayer circuitry. 	 Facilities that do not have con.-
puter aided design capabilities will either become dependent upon layoutt
establishments possessing computer aided design equipment or convert their
own design and layout procedures to that of computer and automated artwork
generation.
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2.4.2 Artwork Generators
The artwork generator is not merely a machine, but a precision tool
manufactured by precision tool makers. Considering all the devices which
comprise an interactive graphic design system, the artwork generator is the
most significant factor in determining accuracy, repeatability and the rate
of artwork production. A quality plotter can be expected to produce precise
lines with sharp edge definition without swelling, necking or wiggle. Although
accuracy will vary between plotters one can expect a positional tolerance of
.001 inches with a repeatability of .0005 inches or less. In commenting on
speed, it is sufficient to state that overall plotting time is a small fraction of
the time required for manual drafting. Precision artwork generators yield
still another feature in addition to simply producing quality artwork. Precise
artwork can be produced in smaller scaled dimensions thus reducing the need
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for large photo reduction thereby eliminating subsequent photographid distor-
tions. Coupled with efficient data inputting and control mechanisms, the auto-
mated drafting machine contributes significantly to the quality and speed of the
interactive graphic design system.
2.4.3 Digitizer
The generation of tape and cards is performed by a digitizer, coding the
layout coordinates together with line and pad information from a rough sketch.
This digitized output must then be processed into a form compatible to the
plotter. Processing is accomplished by feeding the digitized data into a, com-
puter containing a modifying program. The computer output is a tape or card
deck now acceptable for use as input to the plotter controller. For on-line
operation, the computer output may be directly interfaced with the plotter
control unit.
2.4.4 Graphic Design Console
The graphic design terminal is the input-output point for the human element
in the interactive system. Both circuit layout and digitizing may be accomplished
by the use of the graphic deisgn console. Consisting of a CRT (Cathode Ray
Tube) display and a means of layout generation, either by light pen or stylus 	 i
drawing tablet, the console is used in conjunction with a-computer to modify
the console output into a format suitable for the plotter. Components may be	
a
called up from a storage library, interconnections sketched, and thenthe CRT
display pattern can be visably checked for accuracy before artwork generation. 	 3
2.4.5 Complex Digitizers
Complex digitizers are available from some suppliers to complement their
particular plotting table. The output information from these special digitizers
is automatically processed and in a form directly acceptable to the plotter without
the need of further computer processing, Complex digitizers can be used on
line with a plotter to provide simultaneous artwork generation.	
3
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2.4. 6 Inputting
Data transmitted to the artwork generator requires some input processing
in order to achieve interface compatibility. For off-line interfacing, the input
data which consists of digitized layout coordinates and line and pad information
is stored on magnetic tape, paper tape or cards. The intermediate processing
step between the digitizer and plotter is actually done by a computer containing
the modifying program. The resulting batch data, now compatible with the
plotter, is also stored via a peripheral medium such as tape or card. At the
desired time this compatible data is fed to the plotter for artwork generation.
For on-line operation, the computer output may be hard wire interfaced
with the plotter control unit. However, this method may not be practiced
because this places the computer in a peripheral stand-by condition.
2.4. 7 Plotting Check
Plotting check capability usually is a part of such an interactive system.
Errors or violations are shown on -a pen plot generated by a plotter interfaced
with the computer. Generally, changes to the design layout can easily be
made at this stage of processing by a simple change to the computer submitter
through the CRT design console. Only a few iterations are normally required
to obtain a final correct layout on most systems.
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12. 5 Artwork Generation
Artwork generation can be considered that area of endeavor between the
circuit substrate layout and the delivery of the screen fabrication films. The
completed engineering layout is used as a basis for generation of both the
multiple scale master patterns and the assembly drawings. it may be found
that the initial layout scale is not large enough to give the accurcay required
for close tolerance, high density multilayer circuits. If a higher scale is
required, an accurate blown up layout can be drawn and used both for the
final assembly drawing and the basis for dimensioning the master pattern.
The final assembly drawing procedure depends upon the drafting format
used at the engineering organization responsible for the documentation effort.
2. 5. 1 Final Assembly Documentation
The final assembly documentation should include the following:
1. Final assembly envelope drawing.
2. Final substrate assembly.
3	 Master pattern artwork.
2. 5.1.1 Final Assembly Envelope Drawing
This drawing should show the final circuit in its completed stage. The
drawing should contain the physical dimensions and its electrical specifications.
Any sealing and leak testing specifications should be shown as well as any
environmental testing specifications which apply.
2.5.1.2 Final Substrate Assembly Drawing
This drawing is the final version of the layout drawing and should show a
complete parts list with applicable material nomenclature. A schematic of the
total circuit should be shown with appropriate reference designations, values,
and tolerances. Any assembly and fabrication specifications which apply should
be sh n.,
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t2.5.1.3 ?.4aster Pattern Artwork
The master pattern artwork may be of the cut rubylith type or the older
system of taping. The rubylith masking film consists of a transparent sheet 1
of polyester backing film to which a thin layer of red transparent plastic has
been laminated. The thin layer of red material can be cut very easily and
lifted or peeled from the backing. sheet. This type of film will photograph
black in the red areas and white in the clear areas. Negative printing can
result from the operation of peeling either background or pattern.
`	 The older system of taping consists of using black or red adhesive coated
polyvinyl p	 y	 p	 p to e which is commerciall  available in recision widths. The tae
is applied opposite to cut and peel as the image is added rather than
i
left by removal of excess material.
To make either type of master pattern, the drawing or sketch of the circuit
(blown up by the desired amount) is placed beneath the transparent film (mylar
for taping or rubylith for cut and peel). The tape is applied and fitted to the
circuit configuration by cutting to length. Various widths of tape are available
r
	
	
to build up to desired geometries. The mylar is cut along the outlines of the
image required and the excess is removed. Excellent accuracy can be obtained
in either method but where extreme accuracy is required, a coordinatograph
should be used.
The coordinatograph offers a more accurate method of master artwork
preparation as well as eliminating the requirement for an accurate layout. A
knife for cutting the rubylith is mounted on the movable carriage of the coordina-
tograph and performs the cutting operation as the carriage is moved in the X
and Y direction. Holes and circles can be cut with sufficient practice using
some of the available equipment.
2. 5. 1. 3.1 Alignment and Registration Marks
A set of registration marks must be provided on each film layer to
facilitate alignment between films and as a tool mark for screen registration
between layers.
FAnn 	 i
FIGURE 2. 5-1
TYPICAL REGISTRATION MARKS
2. 5.2 Reduced Film Master
The completed master pattern artwork is processed in an appropriate
photo reduction laboratory to achieve an accurate 1:1 film master
positive with the emulsion on the screen contact side.
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2.6 Thick Film Substrate Fabrication
Thick film substrate fabrication is not as critically dependent upon clean
room conditions as that of thin film and monolithic circuit fabrication. Clean
room conditions are maintained; however, to satisfy exacting requirements.
The most critical functions dependent upon clean room conditions are screen
fabrication and actual screen printing prior to firing operations.
j
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FIGURE 2. 6-1
SUBSTRATE FABRICATION FLOW CHART
2. 6.1 Screen Fabrication
It should be readily apparent that definition and repeatability of processes
are critically dependent on the integrity of the fabrication screens. It would
be less than satisfactory to attempt to control materials and workmanship
without incorporating controls on screen fabrication. Some establishments
purchase screens made to their specifications and/or artwork. At times,
subcontracting the screen fabrication may result in long delivery delays and
unsatsfactory results. It has been found that it is more economical both in
time and cost to become proficient in screen fabrication thereby maintain a
ing close in-house control of this very important tool.
The mesh size used depends on the application; 160 to 200 mesh is coin-
monly used for resistors and dielectrics 200 mesh is used for conductors
over .008 _inch in line width.	 Fine line conductors, less than 008 inch in line width,
usually require 325 mesh screens.
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	 The screen tension is a critical element in screen fabrication as it de-
termines the speed of "snap off" and the distance from the screen to sub-
strate or "break-away, " as this distance is frequently called. Too little
tension results in distortion in printing caused by excess distance the screen
is required to be deflected to obtain a good print.
2. 6.2 Types of _Screens
There are three basic types of screens used in thick film fabrication
(a) etched metal mask, (b) direct emulsion, and (c) indirect emulsion screens.
2.6.2.1 Etched Metal Masks
The etched metal masks have been found to allow the best definition in
printing both contact and off-contact applications. However, the rigidity of
the metal masks prevent conformity to the uneven topography encountered
in multilayer substrate fabrication. The expense of etched metal masks is
also considerably higher when compared to the flexible screens of either direct
or indirect emulsion types.
2.6.2.2 Direct Emulsion Type Screens
The direct emulsion type screen is fabricated by first stretching the screen
material (see Materials section 2. 7) over a suitable frame and bonding or at-
taching it to the screen printer frame. Studies have shown that the best defini-
tion of lines is obtained when the screen is mounted with the strands of the screen
material placed on a 450
 angle to the circuit X and Y axis. The frame and screen
are then cleaned to remove any foreign material which could effect the image de-
velopment. ` After cleaning, the screens are ready for application of emulsion.
Many types of direct emulsion materials are available and several methods of
application are known such as flow coating, spray, brush and squeegee application.
The following is a description of a common procedure nor fabrication of
y	 direct emulsion type screens. Screens are selecteel  of the mesh and material
to h required circuit line width thickness and spacing. The s	 'appropriate t o eq .. c c	 i e wid , e 5 a   g	 teenc
4
	
	
is trimmed and installed on a stretcher frame for stretching, with screen strands 	 j
positioned parallel to the stretcher straight edges. The stretcher frame is ex-
panded to achieve proper screen tension. Painting frames are oriented to present
as nearly as possible a 45 degree difference between the screen mesh axes and the
s
2-78
printing frame sides. The stretcher frame is lowered so that the stretched
screen engages adhesive coated surfaces of the printing frame, and remains
engaged for the adhesive cure time specified. After the adhesive has cured, the
screen is neatly trimmed around the outer edge of the adhesive bond area. The
screen and frame are then cleaned just pr? . r to application of emulsion.
The prepared precast print frame is set up with the screen side down
against the clean glossy surface of a sheet of acetate, positioned on the top
surface of a plexiglass plate. The plexiglass plate is sized to fit inside the
screen frame so as to clear adhesive bonded areas._ The glossy surface of
the plastic sheet is free of scratches or other surface irregularities. This
operation should take place in a laminar flow bench.
A small quantity of the prepared emulsion is squeeged onto the screen
surface. Fifteen minutes minimum drying time is allowed at room ambient
and then a second coat of emulsion is applied. The second coat is allowed to
dry for 30 minutes minimum. Coated screens are exposed and developed
within 16 hours after being coated. The acetate sheet is not removed until
immediately prior to the printing exposure operation. All processes involving
photo-sensitive materials are p.aformed under photographic "safe" light
conditions.
The finished screens must be capable of producing screened circuits of
clean definition, and must be free of pinholes, flakes, and other contamination
or surface irregularities as observed under 30X magnification.
2. 6 2.3 Indirect Emulsion Type Screens
The indirect emulsion type screen is fabricated much like the direct j
type with the exception that the image is developed prior to emulsion appli-
cation to the screen. The indirect emulsion is a light sensitive materialmounted
on a sheet of backing material. The ir.age is developed by placing film master
in contact with the light sensitive film and exposing it by the manufacturers'
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pprescribed method.	 The exposed image is then developed to obtain the desired
t image while the material is still attached to the backing sheet. 	 The developed
image is then attached to the screen with a squeege and allowed to dry. 	 After
drying (cure), the backing sheet is peeled off leaving the image attached to the
screen.	 The indirect emulsion type screens have been found not to be as
durable as the direct type emulsion in extended use. 	 j
' 2. 6.3 Screen Printing Equipment
Most screen printers used in multilayer substrate fabrication are of the
hand operated type or the semiautomatic type. 	 In the hand type operation, the
screen is mounted in a frame which also holds the substrate in relation to the
screen during the printing _operation.	 The thick film paste is placed on the
screen and forced through the screen with a hand-held squeege. 	 The hand
printer is useful for small quantity work and for non-critical applications,
however, the parameters necessary for precision results are extremely
-difficult to control in a hand printer.
The commercially available semi-automatic printers are accurate precision,
Y instruments which can be set up and large quantities of substrates processed
with little change in results expected. 	 Most modern screen printers have
adjustments for X, Y, and circular positioning as well as break away or Z
adjustments.
	
Most printers also have vernier adjustments and/or micrometer
readouts.
2.6.4 Substrate Processing
Many technical papers are available which deal with the processing of
screen printing, probably the best publication for reference is the DuPont
Thick Film Handbook which is available from the company. 	 The following is
a generalized description of substrate processing sequences. 	 j
i
{
2-:6.4.1	 Thick Film Application Process 9
The substrates to be processed are cleaned in liquid detergent and tap
6
,
water.	 They are then rinsed in flowing non-recirculated water and blown dry
with a jet of nitrogen, at not more than 50 PSIG, directed across the surface
r a
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9of substrate. Cleaned substrates are stored in appropriate enclosed containers
that are non-deleterious to subsequent processing. Containers are cleaned
prior to use.
Appropriate printing frames are installed in the holder and aligned to
achieve proper screen registration with the substrate., The vertical spacing
between the screen and the substrate is adjusted for precise parallel alignment.
The spacing between screen and substrate is adjusted to approximately 0. 025
inch for first trial run.
All paste materials are well stirred upon receipt with ,a stainless steel
spatula. Stirred jars of paste are stored on a 45 degree active mixer that is
rotating at one to three RPH. Paste from inactivated storage is thoroughly
stirred until homogenous immediately prior to use. When preparing blends
of pastes, to achieve intermediate resistance values for example, the following
procedure is used.
1,.
	
Each jar of paste must be stirred thoroughly before the required
amount of paste is removed.
2. When a small amount of one paste is to be blended with a larger
amount of ..another paste, a comparable volume of the larger shall
be added to the smaller one, and then stirred for a minimum of five
minutes.
3. Subsequently, the remaining amount of material is added in small
increments and stirred to uniformity after each addition until the
blending has been completed.
When intermediate resistor: values are to be obtained it is desirable to blend
adjacent resistance value compositions in the series rather than those which are
separated over a wide range.
The paste of the highest firing temperature is selected for the first screening
application. The printer is cycled to produce a'sample deposition of material j
and adjusted- as required until proper screening is accomplished. An adequate
4
f	 -
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supply of paste is maintained on the screen to ensure complete screening of	 {
circuits. All substrates after printing are dried under radiant heat at 125
degrees + 15 degrees Centigrade for 15 minutes minimum prior to firing, de-
pending upon the characteristics of the paste material applied.
Substrates are placed on the conveyor belt of a continuous belt furnace for
the appropriate firing cycle. Optimum belt speed and temperature curve
profiles are in accordance with established optimum criteria for the various
paste materials to be processed. Precise firing cycle data are recorded for
each production run of deliverable ;substrates. Established temperature profiles
are maintained within + 5 degrees centigrade. The rates of temperature rise 	 a
and temperature fall ahead of, and following, firing level are within 30 to 70
degrees centigrade per minute. It is desirable for a given profile, that control
be held to within + 5 degrees centigrade per minute along with the rising segment
of the profile.
2.6.4.2 Visual Inspection
The operator performing the screening operation _should perform system-
atic, inspection of the substrates being processed. This not only allows the
operator to be aware of processing problems but also allows the operator to
make mechanical adjustments at a time before a large quantity of substrates
	 3
have been processed. The substrates should be inspected at each level of
	 j
screen printing prior to substrate firing as repairs to damaged conductor and
dielectrics are more readily performed in the unfired state.
Processed thick film having thin or open areas ; damaged sections. or
excessive material may be reworked as follows;
Thin or open areas and damaged sections may be reworked by adding the
appropriate paste material. Paste is applied over a thin area, unbridged area
or damaged section and fired at the last firing temperature. In cases of
excess material, the excess may be removed by scribing with a diamond scribe
or air abrasive. Care is taken to prevent damage to the substrate.
1
3,
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Quality adhesion test samples should be made weekly. These adhesion
monitor patterns are submitted to Quality Control for pull testing as initial
material evaluation. Each substrate is examined after firing, using a minimum
of 30X magnification and back 'lighting. This serves to verify the integrity of
the screen as well as the printing process.
2.6.4.3 Probin
The conductors should be optically inspected as well as electrically probed
at each level for opens and shorts. Repairs to buried layers are difficult or
r,	 impossible to perform be they opens or shorts, making prevention of such
problems manditory. i
Electrical testing of a complex ceramic multilayer circuit can consume a
I
significant amount of time and labor. Continuity checks between conductor
3
layers after each firing can bolster confidence, but the entire circuit must be
tested before devices are attached. Care must be taken to design the test
apparatus so that high resistance shorts between layers can be detected. If
t the fabrication quantity is sufficient, automated testing is warranted. Testing
of small quantities by the point-to-point continuity check method is tedious and
requires a complete set of conductor artwork at the test station.
3
2.6.4.4 Trimming Thick-Film Resistors
Prior to trimming, the resistor will have been established as being within
the required trim range. The substrate is placed on a platform in the trim
station so that the resistor is centered beneath the abrasive nozzle or a laser
beam. The resistance bridge monitor probes are lowered to make contact with
the resistor terminals. The bridge is adjusted to the required resistance,
and the trim speed control adjusted for the desired feed. When the programmed
resistance value is obtained, the bridge will cut off abrasive flow or laser
beam automatically.
In cases where resistors have been trimmed beyond usable tolerance, or
damaged beyond acceptable limits, circuitry may be repaired as follows:
`	 a
x
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A reaistor may be scribed open at both ends using established techniques
and a chip resistor installed in its place. Installation of chip resistors will
be in accordance with the established procedures for electrical and mechanical
bonding of components. The replacement chip resistor must be capable of
meeting all physical and electrical characteristics of the resistor that it
replaces.
2.6.4.5 Sizing
Unless otherwise specified, sizing of thick film substrates should be
performed before resistors have been trimmed. The sizing tool is usually
a sharp tip diamond scribe which is positioned in the sizing fixture approxi-
mately 10 degrees from the vertical, with. the slope in the direction of scribe
movement.
With the substrate held firmly in position, the scribe carriage is pushed
across the substrate surface. The substrate is broken apart on the scribed
line. Some facilities use a laser beans instead of a diamond sci ibe for sizing.
i'
2.7 Materials
A list of materials associated with the fabrication of multilayer ceramic
circuits would be of considerable length. Each area of endeavor has its own
	 1
particular materials usage. In this section, the materials will be discussed
in relation to their specific application in tooling and circuit fabrication., The
following grouping of subject materials will be discussed.
1. Solvents and cleaners.
2. Screen associated material.
3. Substrates
4,	 Thick film pastes.
5..
	
Assembly materials,
2.7.:1 Solvents and Cleaners
Most hybrid facilities have a series of proprietary cleaning procedures
for the various fabrication and assembly operations, with which they are in-
volved. As in the case of substrate cleaning, these processes ususally
involve multiple steps of detergent cleaning, deionized water rinse and alcohol
or other solvent rinse.
The detergents used should be analyzed to assure the user that no
residuesill be left on the 	 't	 "w	 e pal being cleaned. Sparkleen detergent seems
j
	
	 to meet most of the requirements of a non-residue cleaner and is used exten-
sively in fabrication of multilayer circuits, As with detergents, solvents
should be analyzed to determine residue characteristics, cleaning ability
c
	
	
and reaction with tooling materials such as screen emulsion and squeege
blades. Substrates should be checked at all stages of fabrication to assure the
absence of residues. Some of the adverse affects seen from these residues
	
p
-`
	
	 include blistering of conductors and dielectrics, pinholing in dielectrics,
peeling and poor adhesion in conductors and poor repeatability in bonding
parameters. It is also suspected that resistor repeatability may be adversly
affected by contaminants left on the substrates
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2.7.2 Screen Associated Material
The materials commonly associated with screen fabrication. include frames,
screen material, adhesives and emulsions.
2.7.2.1 Frame s
Screen frames are commercially available from the screen printer manu-
facturer as well as various screen fabrication houses and screen material sup-
pliers. The frame used should be structurally stable and designed to fit the
particular printer being used. Some screen printer manufacturers offer adapter
mechanisms to allow the use of different size and design of screen frames other
than the ones specifically designed for their printer. The most economical
approach is to use a screen frame that can be reclaimed for reuse after the ex-
isting screen is outdated or damaged.
2.7.2.2 Screen Material
The screen materials currently available are of two types, metal cloth and
plastic cloth. Various types of weaves are available including twill and plain
weave. For most purposes, the plain weave wire cloth in stainless steel appears
to be best suited to multilayer ceramic circuit fabrication.. There exists consid-
erable argument concerning plastic screen versus steel wire screen for multi-
layer work. Plastic cloth such as nylon, does seem to conform to uneven topog-
raphy as well or better than steel mesh but the distortion resulting from the 	 {
stretching characteristics during printing seems to be significant. The cost of
the plastic screen maternal is less than that of the steel which may be a factor in
A
the wide spread use of plastic screens in Europe. The screen mesh size used in
multilayer substrate fabrication varies from 100 mesh to 325 mesh depending on
application (see Screen Fabrication section 2. 6. 1,11.
2.7.2.3	 Adhesives	 j
The adhesives used in attachment of the screen material to the screen frame
should have a fairly rapid cure time and good structural integrity after curing.
The flow characteristics should be good with low viscosity to allow penetration
	 a
through the finer mesh screens during bonding. The adhesives should be im-
pervious to moisture and solvents and not be adversely affected by use and storage,
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2.7.2.4 Emulsions
The photo sensitive emulsions used in multilayer application are of the
two types, direct and indirect emulsion types as discussed in the Screen Fabri-
cation Section 2. 6. The emulsion system should be closely checked to determine
the definition characteristics, wear, solvent resistance, and structural integ-
rity. An evaluation should be performed with the emulsion to be used to determine
its applicability to the processes to be used hi circuit fabrication. The test pat-
terns recommended in the 7bst Pattern Utilization section, 2. 8, can be used for
evaluation of both materials and processes. Any minor defects in screens can
be touched up using water soluble block-cut solution. Block-out solution can also
be used where resistors of different sheet resistivities are placed on one screen.
The desired resistor can be printed while the remainder are blocked out. The
water soluble block-out solution can be removed by exposure to running water
and blowing dry. The previously printed resistor can then be blocked out and
the next desired sheet resistance printed.
2.7.3	 Substrates
The choice of base substrate material is one of the most important decisions
to be made in multilayer ceramic circuit design. The substrate is the very basic
foundation upon which the multilayer is fabricated, assembled and tested:.
Many factors must be considered when choosing the materials to be used
for substrates. Among these are fabrication techniques, packaging philosophy,
mechanical and thermal parameters, electrical characteristics and end item
usage. Obviously, the primary function of the substrate is to provide a mount-
ing area for components while providing intercomponent isolation. The sub-
strate is also expected, in the case of multilayer circuitry, to provide a plane
I
for developing interconnect conductor systems between components and to
external connections.
In selecting a substrate material, it is important to investigate its strength,
thermal properties, application to design, and cost. It cannot be assumed. that
I
i
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the substrate is an inert object with no effect on the electrical performance
of a completed circuit. Some of the most commonly used. substrate materials
are listed in Figure 2. 3-5 with some of their most important circtiit related
characteristics tabulated.
Glass substrate and glazes have advantages in high frequency applica-
tions, but the lower required firing temperature makes them unusable with
most commercially available conductor /dielectric systerns. Many of the paste
manufacturers are currently developing low firing conductor (dielectric
materials for liquid crystal display systems that may prove applicable to
multilayer circuitry on glass,
The most common base substrate materials are alumina and beryllia,
Alumina in the "as fired" condition appears to be preferred for normal cir-
cuit application. Most commercially available conductor'dielectric materials
are formulated to match the expansion coefficient of alumina causing a me-
chanical mismatch when fired on beryllia. The reduced adhesion and pos-
sibility of open or shorts must be considered when attempting to use the
latter. Beryllia's exceptional thermal conductivity makes it very desirable
for use in high power applications; however, caution must be exercised
when handling, as the material is quite toxic when ingested. For most applica-
tions at frequencies to approximately 250 MHz and. at moderatepower levels,
alumina substrates are quite adequate. At frequencies above 250 MHz where
dielectric coupling becomes a more significant problem and /or at high power
levels, the expense and handling problems in using beryllia may be worthwhile.
Ceramic substrates are available in a broad range of sizes and thick-
ness and can also be obtained with arrays of holes or grooves. It is good
practice to fabricate the 'thick film multilayer on the smallest substrate consis-
tent with good layout and design practices. The substrate surface finish is
related to adhesion of the cermet paste; generally a surface finish of 25 micro
inches or rougher is normal for good adhesion. Substrate flatness is also
considered extremely imp ,)rtant as warped substrates can set up stress/strain
situations as well as cause considerably difficulty in printing fine line conductors.
3
The normal specification is for substrates to have warpage less than . 004 'inch
per inch.
s
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. TENSILE
STRENGTH THERMAL THERMAL MAXIMUM DIELECTRIC RESISTIVITY AT
CONDUCTOR COEF. OF EX FIRING TEMP CONSTANT AT 250C OHM - CM.
MATERIAL (PSI) i3T[	 I I31	 /f/0 17 ?	 1ij- 6 in% (°C I MHz (250C)
9070 Al 2 03 25,000 10.0 8.0 1550 8.2 - 1i. 2 1016
Glazed 96% 25,000 8.0 8.0 700 8.9 1016
Al2()3
steatite 10,000 2.0 7.8 - 10.4 1000 5. 9 - 6.1 1017
Chris (Genera!) 4, OW 0.4 - 0. 8 0.8 - 1.3 600 3.8 - 1:5. 0 1012
9
n^
sK.r
ForsteriLe 10, OW 0.9 - 2.4 10. 6
A
1000 5. 8 - 6.7 101'
11c rylli^r 14,0(X1 30. Cl - 125. 0
i
4.2 - 9.4	 1 1500 5. 8 101'
PyroCero111 10, ow 1. 1-2.1 0.2-4.0 700 5.5--6.3 1012
FIGURE' 2.3-51
}
. e
i
2.7.4 Thick Film Pastes
The thick film pastes used in multilayer ceramic circuitry can be
considered as being evolved from pastes used for years in standard thick
film hybrid manufacture. The major break through in materials develop-
ment came with the development of the crystallizable crossover dielectrics.
Previous attempts at fabrication of multilayer ceramic circuits resulted in
low yield due to the glass crossover dielectrics resoftening at each firing.
The conductors in contact with the glass would sink through or "swim" in
different directions resulting in a high incidence of shorts and opens.
The thick film pastes or "inks", as they are often referred to, can be
grouped into these types: (1) resistor, (2) conductor, (3) dielectric and
(4) special application materials.
Section number 3. 2, Materials Evaluation Study, describes an in-house
evaluation performed as a part of this contract to determine the characteristics
of currently available- conductor and dielectric compositions when applied to
fine line multilayer ceramic circuit fabrication.
2.7.4.1 Resistor Pastes
There are a variety of resistor compositions available on the market at
the present time.: The demand for them has grown considerably
in recent years making it practical and desirable for the paste producers to a
offer a wider range of characteristics and in some cases, lower costs as dis-
cussed in the Test Pattern Utilization section (2.8). The compatil)ility
between resistor compositions and the conductor terminations should be
suspect until sufficient in-house testing has been performed. Sheet resistivity
of resistor pastes is specified in ohms /square by the vendor supplying the
paste. This figure should be considered only as approximate since the proces-
sing conditions significantly affect the "as fired" resistance. A totally different
set of values for a resistor can be achieved simply by terminating with a different
conductor formulation. The parameters considered important in thick film
resistors are given as follows:
2.7.4.1.1 TCR Temperature coefficient of resistance is the change in
resistance with a change in temperature in parts per million per degree centi-
grade (ppm/0C. The following formula is used for calculation of TCR:
(Resistance at T1 Resistance at T2 ) X 10 6
 = 1R X 10 6
 = TCR in ppm.
R 1 (T
1
 T2 )	 A T R)
Values are often given as "hot TCR" (+25 0 C to +125 0C) and "cold TCR"
(-550 C to +250C).
2. 5.4,1.2 TCR Tracking - The ability of different resistor compositions to
match each other and maintain a constant ratio over a given temperature range..
2.7.4. 1. 3 VCR - Voltage coefficient of resistance is the change in resistance
observed when various voltages are applied. This can be a significant factor
when close tolerance resistors are checked on a relatively high voltage resis-
tance meter.
2. 7.4.1.4 Noise The large quantity of particle interfaces in thick film
resistors make them somewhat more subject to current flow fluctuations referred
to as "noise". The noise measurement is quoted in decibles. The noise level
of a resistor composition can become
_a critical factor in some high speed
	 x
logic systems,
r
	
	2.7.4.1.5 Stabili
	 Stability or drift is the amount a resistor will change_
in value when subjected to certain environmental conditions such as high
temperature, moisture or ,chemical attack. The stability of the resistor
system can be a significant factor in high reliability long life time electronic
systems.
s
2.7.4.2 Cofiductor Compositions
The conductor compositions must be the most versatile of the thick film
r!
	 element materials. The conductors must exhibit the ability to be easily applied
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with good definition and integrity. It must serve not only as a signal
carrier but also as a reliable bonding or terminating point for all electrical
connections. It is important to evaluate the conductor system as to its inter
reaction with the materials with which it is to contact both during fabrication
and during the assembly operations.
3
t
2.7.4.2.1 Metallization Compatibility
Different metallization materials are used for conductors and depend
upon termination bonding requirements. High purity gold is used where
minimum resistance, TC bonding and/or die brazing are required. Solder
applications require the use of palladium gold or platinum gold alloys to
prevent amalgamation and solder leaching during solder operations. On
circuits where the low impedence characteristics of gold and the solderability
of Pd Au or Pt Au is required, multiple screening techniques allow the
operator to deposit any combination of materials simply by changing screen
masks. Solder dams of dielectric are used to separate solder areas from the
thick film gold interconnects to prevent solder migration into the gold rich areas.
In critical circuits, a dielectric sublayer is used under solder pads to
improve adhesion. Laboratory tests have shown a'remarkable improvement
in post thermal shock adhesion through the use of this buffer layer.
The following table shows a comparison of metallization compositions and
their uses. Silver bearing compositions are not recommended for high
reliability programs.
CONDUCTOR -DIE	 WIRE	 RESISTOR BURIED
COMPOSITION BOND. 	 BOND.-	 SOLDERING TERM. 	 MULT.
Palladium/	 No	 Not recom.	 Yes	 Yes	 Not recom.
Silver
Palladium/	 No	 Not recom.	 Yes	 Yes	 Not recom.
Gold
Platinum/
	
No	 Yes	 Yes	 Yes	 Not recom...
Gold
Gold	 Yes	 Yes	 Yes	 Yes	 Yes
s
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2.7.4.3	 Dielectric Compositions
The dielectric compositions used in multilayer circuit fabrication cannot
only introduce shorts (pinholes) and opens (closed vias, etc. ) but also adversely
affect the conductors which are applied directly to them or come in contact
with them.	 The interreaction between the conductors and dielectrics can have a
significant effect on conductor resistivity, bondability and definition as well
as	 cause	 opens and shorts. 	 The dielectric leakage characteristics can'also
be affected by various conductor compositions.
A thick film dielectric material for multilayer circuitry faijrication
should have the following characteristics:
Dielectric Constant
	 KC)	 9 - 20
Capacitance	 1200 - 1900 pf/in 2
Quality Factor (Q) 1 MHz
	 >500
Dissipation Factor
	 <1. 50
Insulation Resistance (ohms)
	 >1010
 (100 VDC)
Break Down Voltage
	
>400 volts
Fired Thickness
	 1. 8 - 2. 1 mils
Via Resolution Capability	 <12 mils
Most crossover dielectric manufacturers recommend double layers
of dielectric either singularly fired or cofired.
	 It has been found that occurrence
of shorts has been reduced by screening and firing a single layer of dielectric
followed by a second layer screened and fired.
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2. 7.4. 2.2 Line resistivity - The table below shows the approximate line resis-
tivity of the various conductor compositions. This resistivity can be affected
by line width and processing parameters.
CONDUCTOR	 RESISTIVITY
COMPOSITION	 OHMS/SQUARE
Palladium/Silver
	 .020 - .100
Palladium/Gold
	 .050 - .100
Platinum/Gold
	 .080 - .100
Gold	 .003 - .010
f
v
i
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2.7.4.4	 Fritless (Glass-free) Conductors
There has recently appeared considerable literature concerning new genera-
a
tion conductor systems containing no or very small quantities of glass. The
fritless conductor systems are available with silver, copper, aluminum, gold
and nickel metals. The firing process produces what is known as a reactive bond
to attach the conductors to the substrate. Com atabilit between themechanism
	 p	 Y	 ^
fritless, conductors and dielectric systems currently in use is an unknown factor,
The Materials Study section (3.2) covers an evaluation of some of these frit- 	 ?;
less conductor systems.
2.7.4.5	 Non- noble_Metal Conductors
It appears that non-noble metal conductor systems are of considerable inter-
est to 'hybrid manufacturers for advanced packaging applications and may lend
themselves to MLB technology`. The reasons for this interest are not completely
obvious, but economics seems to be the most significant factor. Noble metal
pastes of course, have increased markedly in price due to their high precious
metal content. Other factors in favor of non-noble metal systems include resis-
tance to solder leaching ,(thereby reducing losses), adhesion improvement, and
obtaining copper or nickel systems directly without necessity of plating. The
aluminum system could eliminate the need for vapor deposition to fabricate
monometallic systems utilizing aluminum interconnects.
An attempt was made to contact other hybrid manufacturing laboratories
to discuss their problems encountered in firing non-noble metal conductor
systems. After contacting several users and paste manufacturers, the
following important points were brought to light concerning some of the paste
compositions.
w,	 w
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1. Paste formulation is quite unique in the non-noble metal systems
and requires processing which is not compatible with normal paste
systems. The normal or average industrial paste composition
contains organic solvents and vehicles which set or dry at approxi-
mately 100 - 125 0C. These organic binders must be burned out
during the firing or sintering operation in the furnace at high
temperatures (usually 800 0 -1000 0 C). This burn out phase
requires an oxygen rich atmosphere to guarantee complete carbon
consumption. Some of the non-noble metal systems nobaly those
containing aluminum, copper and nickel can be quite sensitive to
the presence of oxygen in the furnace during the firing operation
and concentrations of over 20 ppm may result in catastrophic
oxidation.
2. Compatibility between non-noble metal conductor compositions
and dielectrics is an unknown factor as the currently available
dielectric compositions require an oxygenating atmosphere for
firing.
3. Most laboratories do not have available the sophisticated environ-
mentally controlled furnaces required for firing non-noble metal
systems,
	
2.7.4.6
	 Photo Printable, Conductor and Dielectric Systems
The photo printable conductor and dielectric systems appear to result
in extremely fine line definition. The conductor systems are capable of . 002 inch
'ij	 lines with . 003 inch spaces and the dielectric with .005 inch vias.
The conductor or dielectric material is applied in a continuous sheet
over an entire substrate or in selected areas. After drying, the layer of green
fixed paste is exposed to a light source similar to screen fabrication. The
q, photo sensitive material is then developed using a solvent spray. After drying
r,
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the pattern is fired in a standard processing furnace to obtain the final
configuration. These photo printable systems show exceptional promise in
multilayer ceramic circuitry use.
2.7.4.7	 Special Application Pastes	 j
The special application pastes include the screen printable epoxies and
solder and braze compositions. These materials are formulated in a normal
manner with the exception of being in a finely milled state with adequate
organics and solvents to allow them to be screen printed.
The epoxies are available both in conductive as well as non-conductive
types and are used primarily as adhesives. The solder and braze compounds
can be used for component termination, mounting and for sealing operations.
2.7.5 Assembly Materials
The area of assembly materials is such a broad subject that it will only
be discussed briefly here. The materials used in assembly include cleaning
solutions, adhesives, bonding wire and sealing materials. All materials
used should be kept under strict quality control and a comprehensive evalua-
tion should be performed before commitment to an assembly operation.
3
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2.8 Test Pattern Utilization
One of the most important and useful tools in substrate interconnect design
is the test pattern. A conductor, dielectric or resistor test pattern, if cor-
rectly designed, can serve many purposes. Using an appropriate test pattern,
not only can the materials themselves be evaluated, but the processing equip-
ment and the operators performance of the function may be conditioned for
optimum results.
2.8.1 Test Pattern Design
2.8.1.1
	
Resistors:
Resistor materials may present a compatibility problem with the
dielectric materials and nor conductors used in multilayer circuits.
Whether resistors are printed on the bare substrate or on a dielectric
layer, samples should be fabricated to determ = ne the "as fired"
electrical parameters achieved with the specific combination of
materials to be used in the circuit. The most appropriate configura-
tion for a resistor test pattern is the "one square' configuration as
shown in Figure 2. 8-1. A series of one square resistors are printed
ranging in size from . 020 inch square to .250 inch square. A . 015
inch conductor overlap is used at each end of the resistors for termi-
nation.
6
FIGURE 2.8-1. RESISTOR TEST PATTERN
L
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It is advisable that a quantity (minimum of 10 samples) of substrates
be fabricated using the specific combination of materials to be
incorporated in the design.	 This sampling can be used to evaluate
the exact reactions to be encountered during actual substrate fabrica-
tion.
	 Some of the variables which could affect the "as fired" resistivity
i are as follows:
r Resistors on Dielectric La er - In some instances
	 resistor materialY
will interract with the dielectric material to form an entirely
{.a different composition than expected. 	 The resistor may become
unstable or change dramatically in value upon filing, or the dielectric
may become conductive to the point of catastrophic failure.
	 The
resultant resistors should be evaluated to determine if the electrical
and physical properties are within the limits imposed by design.
2. 8, 1.1. 2	 Repetitive Firing - In some instances, due to reaction between
resistors and dielectric, it may be advisable to print and fire the
resistors on the bare substrate prior to print and fire build-up of
the multilayer structure. 	 The subsequent print and fire operations
can in some instances, alter the electrical characteristics of the
resistors due to multiple firing as compared to single firing. 	 It
is advisable to simulate the actual conditions that the end product
will experience to determine the final result.
2. 8.`1.1.3	 Geometry Sensitivity - The fired termination of thick film resistors
_consists of a complex diffusion of conductor and resistor compounds
in the interface area. This diffusion or interface reaction is a major
contribution to the geometry sensitivity of thick film resistors. 	 This
"as fired" resistivity for a specific geometry caa be plotted as a
nomograph to be used as a design standard of resistance versus size. 9
A separate nomograph should be constructed for eanh specific combina-
tion of conductor and sheet resistivity of resistor, j
5
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Using the resistor test pattern, an evaluation of the electrical
parameters of the finished resistors may be accomplished. The
most significant factors to be considered are: (1) "as fired" sheet
resistivity, (2) TCR, (3) VCR, (4) power stability and (5) drift. The
resistor information form shown in Figure 2.8-2 can be used for
resistor data acquisition.
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FIGURE 2.8-2. RESISTOR INFORMATION FORM USED TO
ESTABLISH THE RELATIONSHIP BETWEEN
RESISTOR SIZE TO "AS FIRED" RESISTANCE
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Test Resistors (See Figure 2.8-2)
FIGURE 2. 8-3 Plot of the Typical Change in Resistance
as a Function of Physical Size
2.8.1.2	 Conductors
The conductors are critical circuit elements. The most common catas-
trophic failure mechanisms are shorts and opens with either one being potentially
intermittent. The conductors, as in the case of resistors, may exhibit entirely
different physical characteristics when printed on bare substrates as compared
with printing on glazes or thick film dielectrics. The difference in characteris-
tics may be a result of interreaction between conductor and dielectric materials
or may result from the different surface topography of screen and fired dielectrics
compared to bare substrates.
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2. 8. 1.2.1 Bonding Pad Test Pattern
A conductor test pattern for evaluation of termination solder and bondability
is shown in Figure 2 . 8-4. This test pattern consists of .050 x . 100 and .025 x
. 100 inch conductors which can be deposited on bare substrates or on dielectric
{	 layers. A quantity of wires can be bonded to the conductor pads and then pull
tested for evaluation. The following tests may prove useful for evaluation of
materials and workmanship prior to circuit commitment.
s# ti 	 tilIltit!!#^#^!SlilllNtli ##^i+Itlli!!t!!!ti	 11#tt^^'^1itlt1lltl1ltlt#ifllf _`111!/lti^/!!ltf^ltlll^^ ^^^':titll^111llitilltl^lttli! ^-tlt#t'^tltlslrlllllll'#
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FIGURE 2.8-4. THICK FILM BONDING TEST PATTERN
2. 8.1. 2. 1. 1 Bondability - Some conductor materials may exhibit excellent bondability
whether it be ultrasonic or thermocompression when deposited on bare sub-
strates. However. when these same conductors are deposited over certain
dielectrics or fired repeatedly. they may become impossible or difficult to bond.
OUGA14AL YAAL0V^gQU
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2. 8.1. 2. 1. 2 Soldering - Solderability can be adversely affected by deposition of
certain conductors over dielectrics. It has also been found that repetitive firing
can adversely affect the solderability by migration of glasses and/or formation of
oxides on surface of conductors. This pattern can also be used to determine the
detrimental effects of environment on the soldered or bonded joint integrity,
2. 8.1. 2.1. 3 Die Brazing - The same conditions found to effect soldering can also
be applied to die brazing.
2.8.1.2.2 Interconnect Test Pattern - A fine line conductor/dielectric test
pattern was developed during the materials study phase of this program. This
pattern consists of a comb shaped ground or base plane, a dielectric layer in-
corporating groupings of patterns of round and square vias . 002, 004, 006, .008 ,
	
a
. 010 and .012 inch diameter (or square), a top fine line conductor with groupings
of interdigitated patterns of . 002, . 004, . 006 and . 008 inch width and spacing lines
This test pattern can be used to evaluate both conductor and dielectric materials
and application workmanship. Shorts, opens and intermittents can be determined
by probing the terminations after deposition and during envirrnmental conditioning.
An optical, as well as electrical, evaluation of this test pattern will determine
the usability of the different combinations of conductor and dielectric materials.
The samples shown, in Figure 2. 8-5 illustrate the three stages of the fine line
test pattern fabrication,
3
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The assembly operations include the efforts expended from the receipt of
the probed and inspected substrate to the delivery of the sealed and inspected
unit ready for electrical test. The assembly operations include functions which
overlap in practice but for simplification, the following flow chart is repre-
sentative.
Substrate	 Chip	 Componenet	 Inter connect
Cleaning	 Mounting	 Adhesive Bond	 Bonding
Component
Test
Electrical	 Seal andPrecap	 Package	 Substrate
Test	 Marking	 Inspection	 Interconnect	 Mount
Before assembly operations begin, complete detailed assembly drawings
should be provided to the operator.. All applicable process or instruction
sheets should be provided and the operator should become familiar with the
contents and the equipment being used, The operator should be proficient.
i
2. 9.1 Substrate Cleaning
a
All substrates must be cleaned at the time of assembly. Contamination
can have an adverse effect on all phases of the assembly operation. A standard
cleaning operation includes detergent wash and rinse in deionized water followed
by alcohol rinse with elevated temperature bake out to remove moisture,
2.9.2 Chip Mounting
	
	
z
x
Chip mounting refers to the mounting of active device chips mounted to a s
carrier or to the substrate itself prior to inte-connect bonding. The two
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methods most frequently used for active device chip mounting are eutectic
die bonding and conductive or non-conductive epoxy bonding.
2.9.2.1 Eutectic Die Bonding
Eutectic die bonding is the attachment of a silicon device by the use of a
preform of a eutectic alloy placed between the silicon chip and the gold metalli-
zation to which it is attached. When a preform is used, the device is positioned
with the preform eutectic material between it and the metallization area while
r
	 being heated to the melting temperature of the eutectic. A heated column is
I
j
4
	 usually used in conjunction with a chip manipulation collet.
When a eutectic bond is formed between the device itself and the metalli-
S
	
	 zation, the device is forced against the metallization while the interface is
brought to eutectic temperature by a heated stage and/or mechanical moving
of the device to create heat. The device is usually held in a collet and ultra-
sonically scrubbed or hand manipulated. In some instances, the eutectic bond
serves as an electrical connection to the device. The eutectic bond provides
an excellent thermal path between the device and substrate.
3
	 2.9.2.2 Epoxy Bonding
-	 Epoxy bonding is handled similarly to preform eutectic bonding except
that a small quantity of conductive or non-conductive epoxy is used instead of
`
	
	 a eutectic preform. The devices must not be disturbed until the epoxy has 	 1
been cured and caution must be exercised to prevent epoxy contamination of
any bond areas. Some fabrication facilities use conductive' epoxy for the
	 1
electrical and/or thermal bond. There exists considerable controversy con-
cerning the reliability of conductive epoxy electrical bonds.
y	 2.9.3 Component Adhesive Bonding
Components such as capacitors, device carriers, inductors and chip
Q	 resistors can be assembled to the substrate using conductive or non-conductive
	 a'
`
	
	 epoxy. This operation is usually performed prior to interconnect' bonding to
the device. As in the case of die bonding with epoxies, conductive epoxy is
4	 sometimes used to make electrical as well as mechanical contact to the device. 	 j
rr	 .
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A thorough investigation of the adhesive used and its structural integrity
should be performed. Reliability of the hybrid assembly can be seriously
affected by the choice of adhesives. The most common failure mechanisms
found in adhesives include adhesion degradation after thermal exposure, de-
crease in continuity as a function of time and temperature (conductive epoxies)
and electrolytic corrosion.
2.9.4 Interconnect Bonding
Interconnect bonding usually refers to the connection made from the device
to the substrate which provides electrical continuity. The types of interconnect
bonding include: (1) wire bonding, (2) beam lead and (3) special application
interconnects..
2.9.4.1 Wire Bonding
The interconnect wire bonding used in the fabrication of multilayer hybrids
include thermocompression nail head and stitch bonding, ultrasonic 'wire bonding
r	
and parallel gap welding,
2.9.4.1.1 Thermocompression Bonding_
Thermocompression bonding can be accomplished with either a constant
temperature bonder or pulse heated tip bonder. Several configurations of bonders
are commercially available and should be investigated before a decision is made
to incorporate a particular one into an assembly facility. The thermocompression
bond can be of the nail head or stitch configuration. Normally, nail head bonds
are made to the substrate metallization while stitch or wedge bonding is made
on discrete components such as lid carriers and capacitors. A capillary tip is
required for nail head bonding where a capillary or wedge tip can be used for
stitch bonding. It is recommended that a double stitch bond be used to insure
bond integrity after removing the wire end
3
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Normally . 001 inch diameter gold wire is used in thermocompression
bonding but wire sizes from .007 inch diameter to .0015 inch diameter wire
are used in some applications.
FIGURE 2. 9-1
FORMING A NAILHEAD BOND WITH A CAPILLARY TIP BONDER
FIGURE 2.9-2
FORMING A STITCH BOND WITH A CAPILLARY TIP BONDER
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	2. 9.4.1.2	 Ultrasonic Wire Bonding
Ultrasonic wire bonding is required where aluminum wire is used as an
interconnect. The bonding method is similar to thermocompression bonding
with the exception that the bonding energy is supplied by ultrasonically scrubbing
the wire into the metallization to which it is to be bonded.
	
2.9.4.1.3	 Parallel Gap Bonding
Parallel gap bonding is used where larger wires and ribbons are required
for interconnects. A pair of electrodes are used to pass a current through the
wire while exerting a force to the bonding area.
[I(]
2.9.4.2. 1 Thermocompression Beam Lead Bonding
This type of bonding is similar to thermocompression wedge wire
bonding where each beam is individually bonded to the substrate metallization
using a thermocompression bonder. This method of bonding, while producing
excellent end results, is difficult to accomplish as it is difficult to hold the beam
lead device in the correct position while performing the bonding operation.
FIGURE 2.9-4
THERMOCOMPRESSION WEDGE BONDING BEAM LEADS
2.9.4.2.2 Wobble Head Bonding
This method of bonding utilizes a head which fits around the body of the beam
lead device and over the beams protruding from the body. The bonding opera-
tion is performed by the head exerting pressure around the device in a wobbling
motion to bond each beam individually. Excellent results can be obtained from
a "wobble head" bonder used by an experienced operator. The use of a wobble
head bonder requires wliformity of physical dimensions such as land or
lead thickness.
FIGURE 2.9-5
WOBBLE HEAD BONDER OPERATION
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2.9.4.3 Special Application Bonding
The special application bonding includes flip chip bonding controlled
collapse bonding and "spider" bonding. These types of bonding methods are
not recommended for use in complex multilayer circuit fabrication.
2.9. 5 Substrate Mounting
The substrate can be mounted into the package either before or after
substrate assembly. It has been found that for most applications, assembly
should be performed as completely as possible before commitment to the
package. The substrate can be mounted in the package using conductive or
non-conductive adhesives or by eutectic or solder attachment where backside
metallization permits. Choice of mounting materials and methods can be a
critical factor in reliability. A mismatch in the expansion characteristics of
the substrate, package and mounting media can result in catastrophic failure
in the package and/or substrate.
2.9. 6 Package Interconnect
After attachment of the substrate to package, interconnect bonds can
be performed and, if required, substrate component bonds performed.
2.9.7 Pre-cap Inspection
A precap visual and electrical inpsection should be performed to assure
that the device meets the mechanical and electrical specifications under which
it was designed. Workmanship standards should be critically observed and any
rework necessary should be performed.
2.9.8 Sealing
k	 Package sealing involves several different methods which are dependent
r.
upon circuit application and/or customer requirements. The basic types of
F	
sealing are:
i
C
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r	 1.	 Hermetic sealing using eutectic preforms
2. Hermetic reflow solder sealing
3. Package encapsulation using plastic materials
Package types include;
1. All metal with glass beads around leads
2. All ceramic
3. Combination ceramic/metal
4. Custom metal or plastic
The most prevalent sealing method involves either eutectic preforms or
r eflow solder sealing. Both manual and automatic sealing processes have ibeen developed for both of the above mentioned techniques.
Prior to sealing, a complete cleaning and preseal visual inspection are
	 a
44
	
	 required of each package. Before flatpack tinning an ultrasonic cleaning opera-
tion is recommended after which tinning is accomplished using a mildly activated
flux and a solid 63 - 37 solder (meltuig point of 180 degrees centigrade). For
eutectic sealing, an 80 - 20 gold tin preform with a melting point of 280 degrees '
I centigrade is used. Removal of flux prior to sealing is important. Cleaning is
accomplished with special solvents and thorough rinsing techniques followed by
drying with dry nitrogen.
f
?
	
	 A two hour vacuum bake at 125 degrees centigrade at greater than 25 inches
mercury is recommended prior to sealing. Before the circuit is removed from
the oven, the oven must be allowed to cool below 40 degrees centigrade before the
vacuum is released. A nitrogenjhelium dry box atmosphere is recommended 30
minutes before sealing. The helium must be approximately 25 percent of the
nitrogen/helium atmosphere. The dry box exit water vapor is monitored and
is not allowed to exceed 60 ppm during sealing operations.
t
	
	
Other sealing parameters include hot plate temperatures and deviations.
fixture alignment dimensions, time of direct contact heating and forces to be
C
	
	
used. Inspection criteria includes quantity of solder at the seal, position of
cover on header, leaks that may be visually detected. etc.
Efi
^I
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Rework of sealed packages is possible on reflow solder sealed units only.
This type of package can be opened, the assembly reworked and the package
resealed. Rework of the seal area is done in a dry box atmosphere using a
heated tool.
2.9.8.1 Leak Testing
k A gross leak test for prototype modules consists of placing the module
or flatpack in a beaker of,,demineralized water at 90 degrees + 5 degrees
centigrade; the escape of gas bubbles from the package indicates a gross leak.
If no bubbles appear from the package after a minimum of three minutes
immersion, it is removed from the beaker and blown dry with a het of dry
nitrogen at a maximum of 40 PSIG.
Fine leak tests are performed in accordance with MIL-STD-202C, Method
IV except that upon completion of the test procedure, the specimen should not be
rechecked for gross leaks. Unless otherwise specified by the customer, a leak
u
	
	
rate not greater than 6 X 10- 8 cc/sec should be considered acceptable for
hermetic seal. Packages being tested are not subjected to a pressure level
-greater than 1 X 10 5 Torr; the pressure level is maintained until the leak
indicator meter has stabilized. Additional leak tests are performed on pack-
ages as may be necessary.
2.9.9 Marking	 3
Theack e marking should be impervious to moisture and solvents andp ^	 g	
resistant to abrasion. The marking inks which seem most applicable are the
two part or single component epoxy inks. The methods of application of
r	 marking inks includes screen printing, spray 'stencil and hand application.
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2. 10 Inspection and Test Procedures
The inspection and test procedures which apply to multilayer ceramic
circuits can be grouped into two sections, process related testing and func-
tional circuit inspection or pre-cap inspection as it is commonly referred to.
2.10.1 Process Testing
Process Testing includes testing of materials and. their application
to the substrate fabrication and assembly. Each step in the process flow is
important in the fabrication of a hybrid microcircuit. High confidence level
must be established and maintained in operator and process functions through
	 A
;
imonito ,., ing by well trained Quality Control personnel. Adequate inspection
points should be established to exercise quality control with normal inspections.
Intermediate inspection points are imposed in the event of problen^s evidenced
in normal inspection or where expedient to adequate control of certain unique
circuits or assemblies.
The critical inspection points may be listed as follows:
1. Receiving Inspection
Components and materials are inspected to insure conformance
with the physical requirements of the material specifications under
which they were purchased. Material testing is accomplished either
at the incoming inspection clean room station or at the applicable
user area under the direction of the Quality Control inspector.
2. Film Mask Inspection
All reduced photographic masks are inspected to insure compliance
with the master artwork requirements and the design specifications
under which it was generated.
3. Thick Film Circuit Inspection
All screened and fired circuits are back lit optically inspected to
insure compliance with processes and design specifications under
which they were fabricated. Particular attention is given to po-
tential problem areas such as possible shorts or opens, sparse
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metallization or dielectric and harmful mis registration. 	 The
physical characteristics of the fabricated substrate are carefully
monitored to insure compliance with the mechanical and electrical
requirements of the completed assembly.
I
4.	 Fabrication Materials
i
Controls should be imposed wherever necessary, to insure maximum
performance in all processes,	 These generally are substantiated
b	 test data with surveillance b	 alit	 Control.Y	 Y^	 Y
C
Certain materials are subjected to laboratory evaluation prior to
acceptance by Receiving Inspection. 	 For example, interconnect
	 a
wire is inspected for contamination by the Microelectronics Labora-
tory and thick film pastes are evaluated by the Thick Film Laboratory
for resistivity, viscosity, and fired adhesion.	 Some discrete com-
ponents are tested for bondability by the Microelectronics Laboratory.
Thick film depositions should be logged listing materials used and the
firing temperature cycle.
	 Adhesion samples are tested as a
regularly scheduled process function.
	 Furnace temperature profiles
are recorded at scheduled intervals.
	 Deposited resistors are
individually tested and trimmed, as_ necessary.	 Resistor character-
istic information is recorded as a function of process documentation. -
Epoxies used as adhesives require periouic shear testing with nie-
chanical samples,.
	 These sainple.s are oven cured along with pro-
duction assemblies using the same epoxy batch.
5.	 Machine Bonds
t._
Machine bonds should be sample tested at the beginning of each shift,
F` Included are ultrasonic, thermocompression., parallel 	 gap, and
pincer type wire bonds.
	 Die' brazing, flip chip, and beam lead
bonds are similarly tested.- Pull tests or shear tests, appropriate
e •
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yto the device, are used for this purpose. These scheduled tests
serve to verify machine performance in conformance with initial
qualification and iso-strength certifications.
6, Process Specifications
Process Specifications should define all processes and establish
requirements and tests necessary to insure the production of
quality hybrid microcircuits. All processes are evaluated by
reliability testing.
A process record should accompany each device being fabricated.
Each operation including any repairs, inspection and test, is de-
tailed on this tag for immediate reference as well as a permanent
record.	 I
7. Environmental Testing
The materials used in the fabrication should be tested to assure
their abilities to meet the environmental specifications imposed
on the end product. The materials should be evaluated by use of
;suitable test patterns to determine their integrity in erzviron
ments such as thermal and mechanical shock, temperature cycling,
moisture and vibration.
2.10.2 Pre -cap Inspection
All completed multilayer circuit assemblies should be inspected prior
to the sealing operation to insure structural and electrical integrity. particular
attention is paid to workmanship and compliance with assembly process docu-
ments. A major portion of circuit failures can be prevented; by a stringent in-
spection at this point.
2.10.2.1 Apparatus
The equipment and apparatus for this test shall include an optical micro-
scope capable of examination at the specified magnifications, handling fixtures,
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and any visual aids (e. g., gages, design drawings, cameras, etc. ) necessary
to perform an effective examination and enable the operator to make objective
decisions concerning the acceptability of the device being examined.
2.10.2.2 Procedure
2.10.2.2,1 General
The device shall be examined in a suitable sequence of observations
within the specified magnification range to determine compliance with the
requirements of the applicable procurement document and the criteria of the
specified test condition.
2. 10. 2.2.1. 1 Sequence of Inspection
The order in which criteria are presented is not a required order of
examination and may be varied at the discretion of the manufacturer. Where
inverted mounting technologies are employed, the inspection criteria contained
herein that cannot be performed after mounting shall be performed prior to
attachment to the substrate.
2.10.'2.2.1.2 Inspection Control
In all cases, examination prior to die or substrate attachment shall be
performed under the same control and supervision that is required at the final
preseal inspection station. Proper control shall be exercised after inspection i
to insure that the hybrid circuits are stored in an inert, dry, dust-free environ-
ment.
2.10.2.2.1.3- Magnification
Unless other wise specified, all examinations shall be performed at a
magnification of 30X to 60X. When a reference document is required, the
magnification specified in the reference document shall be used.
F
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2.10.2.2.1.4 Illumination and Viewing Angle
Inspection shall be performed with both vertical and oblique illumination.
The examination may be performed using either vertical or oblique viewing
angles.
2.10.2.2.1. 5 Applicable Documents
MIL-STD-883; Test Methods for Microelectronics
Method 2010. 2, Internal Visual (Pre-Cap)
MIL-C-55681A; Capacitors, Chip, Multiple Layer, Dixed, Unencapsulated,
Ceramic Dielectric, Specification for
MIL-R-55342A; Resistors, Chip, Fixed Film, Specification for
2.10.2.2.2 Examination Requirements
2.10.2.2.2.1 Semiconductor Chip Devices
All semiconductors shall be inspected in accordance with the applicable
test conditions of MIL-STD-833, Method 2010.2.
2.10.2.2.2.2 Passive Chip Devices
All passive chip devices shall be inspected in accordance with the visual
criteria of the applicable specification listed in 3. 1. 5.
4	 2.10.2.2.2.3 Substrate Films
Any of the following defects shall be cause for rejection.
2.10.2.2.2.3.1 Conductors
a.	 A scratch(s), nick(s), or void(s) greater than 50 percent of the
design width (see Figure 2-10,.1).
REJECT: - > 50%
f	 f y^  f . `.	 t
FIGURE 2-10.1
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{b.	 Lifting, peeling or blistering (see Figure 2.10-2):	 1
REJECT, LIFT UNG
REJECT: BLISTERING
F	 ^	 ^/^ v Q a
i
FIGURE 2.10-2
C. A protrusion or expansion of the conductor that reduces the
distance to another circuit element by more than 50 percent
of the design separation (see Figure 2. 10 -3).
r
i
RE2	 6 00" p_C^	 ^.,u,a
FIGURE 2.10-3
3
f	 I
^	 a
77
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d.
	
	 A particle or foreign _,;aterial greater than 507o of the design:
width or .005 inch (see Figure 2.10-4).
RE„ECT: > 56°0 !J
FIGURE 2.10-4
e,	 Except for wrap-around and lead frame bonding areas, distance
between the conductor andthe edge of the substrate less than
a- . 010 inch for thick films (see Figure 2.10-5),
FS^CT 	 D < . 010 inch
SUBSTRATE
D_ EDGE
^r	 a
r
FIGURE 2.10-5
2-119
xF
a:	
_	 '
+	
	 a
i
i
7
f.
	
	
Misalignment where conductor interface is less than 50 percent
of the narrower conductor (see Figure 2.10-6).
1
RZJ^C i : < SO S W
LEVEL 1^
t x.;X
NS
i
G1EL E C1, ziC
^ilfNIIv4V
LEVEL 2 i
a
4N	 j
i
^r
FIGURE 2.10-6
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g..
	
	
Evidence of nonuniformity in color or contamination such as
flux residue, corrosion, etc.
2.10.2.2.2.3.2 Resistors
a.	 A scratch(s), nick(s), or void(s) greater than 50 percent of the
design width (see Figure 2. 10-7).
	 '!
REJECT: > 5:G%411
r 
FIGURE 2.10-7
-1^O
b.	 Lifting, peeling or blistering (see Figure 2.10-8).
 
1
REJECT: BLISTERING
REJECT: LIFT!NG 1
r^.	 -..,.rr	 1
i
3
FIGURE 2.10-8
I
C.	 A protrusion or expansion of the resistor that reduces the
distance to another circuit element by more than 50- percent of
the design separation (see Figure 2.10-9).
t^
I	 REJECT: >75%D
o^
FIGURE 2.10-9
s1
tI
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{i
d. A particle or foreign material greater than 50 percent of the design
width or . 005 inch (see Figure 2.10-10).
REJECT: >5000VV
L'J
^i
FIGURE 2.10- 10
f
e. Distance between the edge of the resistor and the edge of the i
substrate less than . 010 inch. (See Figure 2. 10-11. )
a
SUSTATE
EDGE
<. 010
'-/
FIGURE 2.10 -11
a,
F.
	2-122
f.
	
	
Distance between the edge of the resistor and an adjacent circuit
element less than 010 inch for thick films (see Figure 2.10-12).
i
Reject: D <. 010 inch
r
e
^	 3
D
r
FIGURE 2.10-12
L_	 g,	 Evidence of nonuniformity in color or contamination such as flux
residues, corrosion, etc.
i
h.	 Misalignment where a resistor is not 100 percent terminated by
a
conductor (see Figure 2. 10-13).
RZJEC T
	 1
4
FIGURE 2.10-13
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c
i. A trim-cut greater than 50 percent of the design width. NOTE: A
scratch, nick, or void opposite a 50 percent trim-cut is cause for
rejection (see Figure 2.10-14).
Abrasive Trim;
./}
LASER TRMI
,j
REJECT:	 > 00 411
FIGURE 2.10-14
j.	 Evidence of microcracking or a severe heat effected zone around
the trim-cut edge (see Figure 2.10-15).
A RASNE TRIM
LASER TR:f.1
g	
REJECT: MLCAOCR',^C:<I(lG
FIGURE 2.10 -15
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ik.
	
	 Residue in the trim kerf or failure to scour the trim -cut to the
substrate (see Figure 2.10-16).
A C P AS! VE . ,- ,A
/	 !r
da ^^
i
LASER i P;.".?
FIGURE 2.10-16
2. 10.2 . 2.2.3.3 Dielectric Overglaze
a. 	 A scratch(s), nick(s), or void(s) that exposes more than 50 percent
of the buried elment design width (see Figure 2. 10-17).
REJECT":	 l'}
a
,`	
r
1
FIGURE, 2.10-17
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b.	 Lifting, peeling, blistering, or crazing (see Figure 2.10-18).
REJECT: CRAZING	 REJECT: BLISTERS
FIGURE 2.10-18
c.	 A particle or foreign material greater than 50 percent of the
buried element design width or. 005 inch (see Figure 2.10-19).
i
REJECT
FIGURE 2.10-19
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d. Any dielectric material covering bonding or soldering area
(see Figure 2.10-20).
i
i
REJECT
Zz
FIGURE 2.10-20
e. Evidence of nonuniformity in color or contamination such as
flux residues, corrosion, etc
2. 10.2.2.2.3.4 Dielectric Crossover
a.
	
	 Dielectric coverage less than e-35 inch beyond the edge
of any metallization crossover (see Figure 2. 10-21).
GfD IELECTRIC
	 RE^'C''
. 665 inch
;	 \ ^ti r. •	 7
LEVEL 7 < ^
	
^ ^^'`^\"^ • ^i^	 ^
I	 ,
j	 r	 ,
1 LEVEL 2	
I
FIGURE 2.10-21
2-12f
ia
b.	 A scratch(s), nick(s), void(s) or particle(s) within .005 inch of
the edge of any metallization crosso ver (see Figure 2.10-22).
DIELECTRIC
	
c,1ECT
LEVEL 1
`	 LEVEL 2
FIGURE 2.10-22	 a
C.
	
	 Evidence of nonuniformity in color or contamination such as flux
residues, corrosion, etc.
I
2 10.2.2.2.4 Substrate Defects
Any of the following shall be cause for rejection (see Figure 2.1:0-23)._
a. A blister or peak extending above the glaze surface (see "a" of
Figure 2. 10 -23).
b. A crack (see "b" of Figure 2.10 -23).
	 E9E
S
C.
	
	 A particle_ or foreign material greater than 003 inch diameter
(see "c" of Figure 2.10-23),,
d.	 A chip-out or nick greater than . 005 inch (see "d" of Figure
2.10-23).
L
ri
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REJECT:	 b. REJECT: CRACK
R EJE 6
cL P.'-^--JZCT: CP.IP—C'JT	 .0 3 inch
> 005 inch
FIGURE 2.10-23
e.	 Evidence of nonuniformity in color or contamination such as
flux residues, corrosion, etc.
2. 10. 2. 2. 2. 5 Component Attachment to Substrate
Any of the following shall be cause for rejection for solder, epoxy, and
eutetic attachments:
a.	 Mounting material build up that extends above or touches the top
surface of the component (see Figure 2. 10 -24).
R-JEOT
J
PACSIVE C^-'!P ACTIVE CH,'P
FIGURE 2.10-24
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b.	 Balling or flaking of the mounting material (see Figure 2.10-25).
SALLI-NG
PASSIVE Ct-',]? ACTIVE CHIP
FIGURE 2.10-25
C.	 A crack or pit in the mounting material (see Figure 2.10-26).
REJECT
PASSIVE CHIP	 ACTIVE CHIP
FIGURE 2.10-26
TOO,,
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_
d.	 Less than 75 percent continuous wetting around the termination
perimeter of active and passive chips (see Figure 2.10-27).
i••i
PnSjIVE CPIP
P _0T
ACTIVE CHIP
FIGURE 2.10-27
e.	 Evidence of nonuniformity in color, texture, or contamination
of the mounting material.
2.10.2.2.2.5 Substrate Attachment to Packages
Any of the following shall be cause for rejection for solder, -epoxy, and
eutectic attachments:
a.	 Mounting material build up that extends above or rouches the top
surface of the substrate (see Figure 2.10-28).
PEJECT
FIGURE 2.10-28
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b.	 Balling or flaking of the attachment material (see Figure 2. 10-29).
!-.--REJECT: FLAKING
i
I — --
i
FIGURE 2.10-29
C.	 A crack or pit in the mounting material (see Figure 2.10 30).
-}REJECT: CRACKS
i
1
FIGURE 2.10-30
d. Less than 75 percent continuous wetting around the substrate
perimeter (see Figure 2.10-31).
REJECT; < 7E5o ';'!E i:^i1-tiG
ti
FIGURE 2.10-31
G
n
4
e. Evidence of nonuniformity in color texture or contamination of the
r	
mounting materialr
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2.10.2.2.2.7 Wire Bonds
All wire bond inspections shall be performed using both vertical and
oblique viewing angles.
2.10.2.2.2.7.1 General (Gold Ball and Wedge)
The following shall be cause for rejection:
a. Bond(s) on the die where less than 75 percent of the bond,is within
the unglassivated bonding pad area for class A circuits and 50 per-
cent for class B and C circuits.
b. Bond(s) on the package post which are not completely within the
boundaries of the package post.
C.	 Bond(s) placed so that the separation between two bonds or the
bond and the operating metallization not connected to it is less than
. 002 inch (see Figure 2.10-32).
r
1
a 1
d. Wire bond tail(s) which extend over or make contact with any
metallization not covered by glassivation and not connected to
the bond area (see Figure 2.10-33).
Reject
3
}
y
0
FIGURE 2.10-33
i
e. Tearing bond(s) at single bond locations where less than 50 percent
of the bond impression remains attached (see Figure 2.10-34).
x
Reject	 3
< 50%	
* --Pigtail (Removed)
J	 'r
4
'	 Bond Area
FIGURE 2.10-34
k	 .
t
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If. Any intermetallic formation extending the periphery of any gold
bond.
g. Bond(s) in the fillet area (or the point where metallization exits
from the bonding pad) which do not exhibit a line of undisturbed
metallization visible between the periphery of the bond and at least
one side of the fillet or one side of the connecting metallization
pad (see Figure 2. 10-35).
Accept:	 Reject
Line of Metalization	 Bond Completely	 y
Visible ,	 Closes Fillet
a
r
^	
t
i
FIGURE 2.10-35
2. 10.2.2.2.7.2 Gold Ball Bonds
The following shall be cause for rejection:
a.	 Gold ball bond(s) on the die or package post where the ball bond
diameter is less than 2.0 times or greater than 6.0 times the
wire diameter,
2-135

{2.10.2.2.2.7.3 Wedge Bonds
The following shall be cause for rejection:
a. Ultrasonic wedge bonds on the die, substrate, or package post
whose width is less than 1.2 times or greater than 2. 5 times
the wire diameter.
b. Thermocompression wedge bonds on the die, substrate, or package
post whose width is less than 2.0 times or greater than 3.0 times
the wire diameter:
I
a
2. 10.2.2.2.7.4 Beam-Lead Bonds	 1
The inspection criteria specified shall apply to the completed bond area
made using either a direct tool contact or a compliant intermediate layer. The
following shall be cause for rejection (see Figure 2.10-38).
a. Evidence of separation or lack of adhesion. All beams must be
bonded.
b. Cracks or tears in the bond area.
C.	 Voids that reduce the bond area by more than 33 percent.
d. Lack of compression indentations visible across the entire
bond width.
e. Bond(s) with greater than 33 percent of the undeformed beam. off
of the bonding pad.
f. Compression indentation length less than 25 percent of the beam
lead width, .
r
I
t°
	 2-13,
rBonding Pad Beam
Lead
LI
	*` R	 j
A (beam width)
D	 i	 Reject
C	
-	
B >337o of A
'
	
	 C<25% of A
D<75% of A
1
i
Effected	 B
Bonded	
Die
Area
ll	 Nitride Apron
L	
^
— — — —	 Metallization
TI D 	 Substrate
E	 i
r	 F	 A - beam lead length
' C I	 B - unbonded length
C - compression indention
A	 length
^—	 D - bugging height
E - undeformed beam thickness
F - 'deformed thickness
FIGJRE 2.10-38
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2.10.2.2.2. 8 Internal Wires
The following shall be cause for rejection:
a. Any wire that touches another wire, package post, unglassivated
operating metallization, die, or any portion of the package.
b. Excessive loop or sag in any wire such that it comes closer than
four wire diameters to another wire, package post, unglassivated
operating metallization, die, or portion of the package.	 1
C.	 Nick(s), cut(s), crimp(s), scoring, or neckdown in any wire which
reduces the wire diameter by more than 25 percent.
d. Missing wires.
e. Attached extra wires greater than two wire diameters in length at
the bonding pad or four wise diameters in length at the package post.
f. Tearing at the junction of the wire and the bond.
g. Any wire that has no arc.
h. Wire crossing over another wire.
2.10.2 2.2.9 Package Condition
The following shall be cause for rejection:
a.	 Foreign material on tine surface of the die, substrate, or within
the package including the surface of the cover or cap,
b,.	 Foreign material that bridges metallization paths, two package
leads, lead to package metallization, or any combination thereof.
2.10.3 Summary
The following' details shall be specified in the applicable procurement
document:
a. Where applicable, any cor::£licts with approved circuit design topology=
or construction.
b. Where' applicable, gages, drawings, and photographs which are to
be used as standards for operator comparison.
j C.	 Where applicable, specific magnification.
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z2. 11 Design and Fabrication of a Typical Multilayer Circuit
The following is a brief description of the UHF Digital Frequency
Synthesizer, a portion of which was selected for artwork generation and
fabricated to test the guidelines and materials investigated during the initial
phase of this program. This circuit is the sole property of ECI and its
electrical design is to be considered company proprietary by all parties
concerned.
ECI's Digital Frequency Synthesizer in its discrete form produces
radio frequency signals in the range of 200 to 400 MHz, providing the L O.
(Local Oscillator) injection for the receiver and the exciting signal for the
transmitter. The "synthesized", signal attains the frequency stability of a
single stable crystal oscillator designed for communications equipment applica-
tions via a phase locked loop (PLL). The PLL compares the phase of the VCO
and the reference signal and develops an error voltage to maintain phase lock.
The block diagram of Figure 2.11-1 illustrates the critical components in the
PLL. The programmable frequency divider provides the channelization
required by varying the ratio of input to output frequency. A detailed block
diagram of the divider or "N Counter" provides channel spacings to 25 kHz
centers, 7000 channels across the UHF band.
Two additional functions are provided by the logic section proposed for
this effort. The first is a simple arithmetic unit providing the addition or
deletion of 70 MHz from the synthesizer frequency setting. This function is
required in transceiver applications with a 70 MHz first IF. The second
function illustrated is the FSK data generator. The synthesizer is automatically
programmed to the selected channel. As FSK data is applied, the synthesizer
is programmed up or down one data increment. For example, a Link 4 data
system requires 25 kHz channel spacings and ±20 kHz FSK data.
The logic block proposed contains approximately 30 TTL packages,
speeds range up to 50 MHz. Low power-families such as 54L, 54 LS and
CMOS were considered for th i s design.-
2-14(l

Hundreds MHz
Counter
Units MHz	 Tens MHz
Counter	 Counter
r,
Programming
ines
	
Logic 1 
70 MHz offset Control
Receiver /Trans rnit
N
25 KI1z	 100 KHz
Courier	 Counter
F SK L )a tan,
lW SK Channel
Generator
FIGURE 2. 11- 2
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2.11.1 Components Procuremont
Components for the synthesizer were ordered with a temporary hold
up in layout caused by lack of component information sheets on some of the
chip and beam lead devices. The following list of material was initially
ordered. Quantity
Packaged Devices Chip Vendor Ordered
CRI (5.6V) IN752 Motorola 25
SN74SI12Y SN74SI12Y TI 50
SN5400J MCBC5400 Motorola 31
SN5430J MCBC5430 Motorola 38
1n SN5475J MCC5479 Motorola 30
^
BL54LS196 BL54LS196Y TI 100
BL54LS197 BL54LS197Y TI 100
BL54LS20 BL54LS20Y TI 100
SN54 OJ MCBC5410 Motorola 31
BL54L04 BL54LSO4 TI 100
SN5427J MCC542'7 Motorola 59
r	 BL54L86 BL54L86Y TI 100
BL54LS83 BL54LS83Y TI 100
SN5403J MCC5403 Motorola 61
SN5408J MCC5408 Motorola 59
BL54LOOY BL64LOOY TI 100
SN54S64J 54564 TI 50
SN54S112J SN74SI12Y TI 50
Package IP1610 --- Isotronics 25
a commitmentThe engineering parts list was made after was received
K,
	
from the component vendors.
r
r
;ry
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2.11.2 Layout Procedure
The rough engineering schematic was drawn and checked out by the
responsible electrical engineer with notations made as to sensitive circuit
areas. Special consideration was given to power requirements and potential
"cross talk" areas. The rough schematic was redrawn incorporating the
information required for layout and placed on format for later distribution.
Component "dolls" were drawn up to scale using vendor information
sheets. The "dolls" were drawn to the maximum tolerance specified to prevent
interference. The total component area required was calculated with inter-
connects considered using the following formula:
CFs = A
	 Where C = Electrical connections
Fs = Space factor (. 0043)
A= Area (in  )
A = 345 (connections) . 0043
A=1.5in2
This formula was imperically derived from a computer study of previous
layouts performed at ECI The schematic showed a need for 34 IP/OP con-
nections with a request for additional test points if sufficient pin space was
available.
A search of vendor package sheets showed several package configurations
with a substrate area of 1. 5 in 2 . Most of the package vendors contacted quoted
3 to 6 month deliveries and for minimum quantities of 100 pieces. However,
the Isotronics Corporation promised a rapid delivery for small
quantities (25 in two weeks). The substrate area for the Isotronics IP1610
package is 1. 5 inches x 1, 0 inches. This package also has 'a desirable pin
configuration with 32 leads on each of the long sides being standard. This
package maybe solder or weld sealed for environmental protection.
r	 ^
d
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ISOTRONICS IP1610 PACKAGE
The doll layout was attempted at a scale of 20:1 with colored pencil inter-
connections. Several revisions were incorporated before the enclosed doll
layout was considered acceptable. The circuit sensitivity required that the
substrate backside be metallized as a ground plane and frontside ground
"groupings" be connected by metallized through holes in the substrate.
The artwork was produced on a coordinatograph cut Rubylith system
to a scale of 20:1 with an accuracy of t. 0005 in/48 inches. The completed
artwork was reduced to 1:1 by photo reduction methods with the resultant silk
screen positives delivered to the thick film laboratory for processing. The
screens were fabricated and the thick film screen printing was carried out
as shown in the following illustrations of the various steps required for
multilayer fabrication.
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2. 11. 3 Screen Fabrication
A total of seven screens were required to fabricate the thick film ci
Resistor, dielectric and backside metallization screens were fabricated
200 mesh stainless steel screen. The B+, ground plane, and two signal 1(
screens were fabricated using 325 mesh stainless steel screen. All scr
material was mounted to the frames at a 450 angle with epoxy adhesive v
stretched on a screen stretcher to assure proper screen tension.
The emulsion used was Azacol "R'' with three coats applied by sque(
using a polyester backing as described in the Screen Fabrication section
2. 11.4 Thick Film Fabrication
The substrates processed were standard 2 inch X 2 inch X . 015 inch
A1SiMag 614 substrates. As shown in the fabrication sequence (Figure 2.11-5),
the resistors were printed and fired at 9000C to the appropriate profile. The
next screening operation was that of the B+ and ground and resistor termination
4
layer. The third screening operation consisted of screening and firing two
layers of dielectric with visual inspection between each layer to verify open
vias and absence of pinholes. The next screening operation was the first
signal conductor level containing the spiral conductor. All conductor and die
lectric layers were fired at 800°C to the appropriate profile. After inspection
of the first signal level, the second dielectric level was screened and fixed in
two layers. The second signal level was then screened and fired with a close
optical inspection to verify overall circuit integrity.
The sizing operation was performed on a diamond scribing machine with
backside scribing registered to the frontside alignment marks-.
The hole drilling operation was performed with an optically aligned air
abrasive pulse jet. The backside metallization was applied by screen printing
and optically inspected to ensure penetration of the metallization through the
holes to the frontside metallization.
After the thick film fabrication steps were completed, the substrates were
optically inspected and electrically probed to assure circuit interconnect com-
pliance and absence of physical defects.
A lot of ten thick film circuits were submitted to Quality Control ins pec-
tion for approval prior to submitting them to electrical and. mechanical tests.
2. U. 5 Electrical and Mechanical Test_	 {
3
A set of 39 test points was established for continuity and shorts probing
before and after thermal shock. It has been found that severe thermal shock
U
„l
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1(+125 0C to -55 0C, five cycles) is a very useful test for determining structural
and electrical integrity of thick film circuits.
	 The 39 test points were chosen
to provide resistance measurements on both resistors and long fine line con-
ductor traces.
	 The test points also incorporated maximum crossovers to
determine shorts occurrence.
2. 11.6
	 Test Results
The thick film circuits were electrically probed for resistance and Shorts
measurements prior to and after thermal shock.
	 A Hewlett- Packard
3440A digital voltmeter with a 3444A D. C. multi-function unit was used for
resistance measurements and a Hickok Model DP200 digital capacitance read
out was used for shorts measurements.
The following is a set of representative resistance readings taken before and after
!	 five cycles of thermal shock from -55 0 C to +1250C;
(Sample Number MLB 2)
Resistivitv and Continuity
From	 To	 Before T. S.( S2)j	 - After T. S. (S2)_
TPl	 TP2	 0. 6 0. 6
TP1	 TP3	 0.7 0.6
TP4	 TP5	 0. 5 0. 5
TP6.	 TP7	 0.5 0.5
I	 TY6	 TP 8	 o.3 0.3
TP6	 TP9	 0.3 0.3
TP10TP11	 0.4 0.4
TP10	 TP12	 0.6 0.5
TP10	 TP13	 0.4 0.3
TP14	 TP15	 0.8 0.7
TP14	 TP16	 0.8 0.7
TP17	 TP1$ -	 0.7 0.6
TP17	 TP19	 0.6 0. 5
TP17	 TP20	 0.4 0.4
TP21	 TP22	 0.4 0.3
TP21	 TP23	 0.4 i;.,3
TP21
	 TP 24	 0.6 0. 5
TP25	 TP26	 0.4 0.3
TP 25	 TP 27	 0.4 0.4
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.° From To Before T. S. (S2) After T. S. (.Q)
i(Grd) TP28 TP29 0.3 0.3
TP28 TP30 0.3 0.3
TP28 TP31 0.3 0.3
TP28 TP32 0.3 0.3
TP28 TP33 0.3 0.3
(B+) TP34 TP35 0.1 0.1
c TP34 TP36 0.1 0.1
R1 - 4714 4713
R2 - 4716 4716
R3 4716 4718
R4 - 4713 4715
i R5 - 822 821
R6 1003 1001(Coil) TP37 TP38 4.6 4.3
Shorts Occurrance
From To Before T. S. After T. S.
k (B+) TP34 TPl Open Open
TP34 TP2 Open Open
TP34 TP3 Open Open
TP34 TP4 Open Open
TP34- TP5 Open Open iTP34 TP6 Open Open
TP34 TP7 Open Open
TP34 , TP8 Open Open
TP34 TP9 Open Open
TP34 TP10 Open Open
-TP34 TP.11 Open Open
s TP34 TP12 Open Open
TP34 TP13 Open Open
TP34 TP14 Open Open
TP34 TP15 Open Open
TP34
_TY16 Open Open y
TP34 TP17 Opera Open
TP34 TP18 Open Open
TP34 TP19 Open Open
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From To Before T. S. After T. S.
TP34 TP20 Open Open	 i
TP34 TP21 Open Open
TP34 TP22 Open Open
TP34 TP23 Open Open
TP34 TP24 Open Open
TP34 TP25 Open Open
TP34 TP26 Open Open
TP34 TP27 Open Open
TP34 TP28 Open Open
j(Grd)
	 TP28 TP1 Open Open
TP28 T2 Open Open
TP28 TP3 Open Open
TP28 TP4 Open Open
TP28 TP5 Open Open
TP28 TP6 Open Open
TP28 rP7 Open Open
TP28 TP8 Open Open
f	 TP28 TP9 Open Open
TP28 TP10 Open Open
TP28 TPI.l Open Open
TP28 TP12 Open Open
TP28 TP13 Open Open,
TP28 TP14 Open Open;
TP28 TP15 Open Open`	 1
TP28 TP16 Open Open
TP28 TP17 Open Open
TP28 TP18 Open Open
TP28 TP19 Open Open,
TP28 TP20 Open' Open
TP28 TP21 Open Open"
TP28 TP22 Open Open
TP28 TP23 Open Open
TP28 TP24 Open Open
TP28 TP25 Open Open
TP28 TP26 Open Open
TP28 TP27 Open Open
2-151.
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iFrom	 To	 Before T. S.	 After T. S.
TP21	 TP25	 Omen	 Open
TP21	 TP14	 Open	 Open
TP6	 TPle	 Open	 Open
TP1	 TP4	 Open	 Open
TP1	 TP6	 Open	 Open
Fi
2. 11. 6. 1 Test Res ul.t Conclusions
The test results showed a, very stable interconnect metallization system
and dielectric isolation. None of the samples tested developed opens or
shorts and the deviation of the resistance readings were well within
the read out tolerances. Very little difference was noted from Sample-to-
sample on readings from the same test points. This is a fairly accurate
method of determining repeatability of processes.
2. 11.7 Test Circuit Final Assembly
At this writing, component delivery has not been completed. The final
circuit assembly and test results will be published as an addendum to the
NASA COR for distribution at the discretion of the NASA distribution center.
f
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2. 12 Materials Evaluation Study
A materials evaluation study was undertaken at ECl 	 part of NASA
contract NAS8-29024. A list of conductor and/or dielectric paste manufac-
turers was compiled and their representatives notified by letter of the intended
evaluation program.
The purpose of the evaluation program was to determine applicability of
existing thick film compositions to fine line multilayer fabrication. The paste
manufacturers were advised that the materials to be evaluated must be con1-
mercially avail: le off-the-shelf compositions and not specifically formulated
for this evaluation. The evaluation program was intended to investigate materials
in relation to the following characterizations:
1. Screen printing characteristics
2. Fine line conductor definition
3. Dielectric via definition
4. Conductor continuity and resi:4tivity
5. Dielectric pinholing abd shorts potential
6. Interreac.tion between conductor and dielectric compositions
The test pattern illustrated in Figure 2. 8-5 (Test Pattern Utilization sec- 	 i
tion 2. 8) was used for the conductor and dielectric materials evaluation.
The following list ofmanufacturers agreed to participate in the program
and furnish conductor and/or dielectric mi-erials.
	
Firing	 6
Manufacturer	 Code	 Material	 Atmosphere
i
i	 Thick Film Systems	 1C	 Gold Conductor Vitr- Au-
	
Air	 l
Less 40077 Fine line	 l
2C	 Geld Conductor 3009	 Air
ISC	 Copl-->--r'Conductor FX513
	 N2(results to be confidential)
lI-)	 Dielectric - "ISO- OT I14i 	 Air
101, RCA
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eFiring
Manufacturer Code Material Atmosphere
2D Dielectric - ISO-011M Air	 j
100.5 TCG
11D Dielectric - ISO-011M Air
1017 R CY
Engelhard 3C Gold Conductor - Fine Air
Line A-2894
4C Gold Conductor - Mol.ec- Air
ular Bonding A-2789
5C Gold Conductor: - Squeege Air
s Gold A-1,560
2SC Nickel Conductor - 1`1olec- Air
ular Bonding A-2881
3SC Aluminum Conductor- - Mo- Air
lecular Bonding A-2746
3D Dielectric - Zero flow Air
A-2835
DuPont 6C Gold Conductor - Fine Air
I,ine 9260I
7C Gold Conductor - Fine Air
Line 8237
11C Platinum Gold Conductor Air
Fine Line. 8653
4D Dielectric 8299 Air
5D Dielectric 9429 Air
Electro Science 8C Gold Conductor - Fine Air
T.,ine 8835-IB
9C Gold Conductor - Fine Air
I_,ine 8835
*4SC Nickel Conductor - Nickel 1.12
2502 H2
fiD Dielectric - 6408C Air
7D Dielectric - 6408 CFB-M2 Air
6
,e
2-1541
1	 1
l
}
1
Firing
Manufacturer	 Code	 Material	 Atmosphere
Cermalloy	 *5SC	 Copper Conductor - 7029	 N2
*6SC	 Nickel Conductor - 7028	 N2
EMCA	 IOC	 Gold Conductor line	 Air
Lxine EXK3264
12C
	
Platinum Gold Conductor	 Air
EXK3283
*7SC	 Nickel Conductor - N16500	 N2
a
8D	 Dielectric - 3186B	 Air
i	 !	 ;
9D	 Dielectric - 3186C	 Air
IOD	 Dielectric EXK3274	 Air
Electro Oxide Corp.	 12D	 Dielectric 6208
	
Air
14C _	 -Gold Conductor - 6990 	 Air
I Sel- Rex Company 	 13C	 Gold Conductor - DX- 7i99	 Air
,1	 * Special atmosphere required
II,
2. l2. 1	 Dielectric Compositions
r,
i	 The dielectric compositions were processed to the manufacturers reconi 	 13
mended. procedures using ECI laboratory and processing equipment. The aj
dielectric test pattern screen was fabricated per the procedures described in
the Screen Fabrication section(2. 6.1)
	 g. using 200 mesh stainless steel screen.
Four sample modes were established for evaluation of dielectric composi-
tions (1) single layer not fired, (2) single layer - fired, (3) double laver -
3
not fired, (4) double layer - fired.
Capacitance measurements were made on multiple samples and averaged
to 'give average capacitance per square inch, 7be samples used for capaci-
tance measurements were double layers of fired dielectric with 8237 gold
top and bottom plates.
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iSamples were randomly selected from each lot for optical inspection and
photographic records. The following is a brief summation of the results of
the screen and fire dielectric evaluation.
2. 12. 1. 1 Thick Film Systems ISO-OIiM 1017 RCA (IDII
Figures 2.12-1, 2.12-2, 2.12-3, and 2.12-4
The material was easily screened and clean-up with toluene solvent was
t easily accomplished. The unfired dielectric material had a relatively smooth
appearance with a pale blue color. The fired dielectric, exhibited the typical
ceramic appearance of this type dielectric with the retention of the blue color-
ation.
Definition on one layer fired was excellent with .006 inch square vias
readily accomplished. Two layers of fixed dielectric exhibited a lesser
definition due to intrusion of material from the second screening. A defini-
tion of . 008 inch square vias is practical with two layers fired. The average
capacitance measured was 2400 iyfjinch2.
2. 12. 1. 2 Thick Film Systems ISO-OHM 1005 TCG (2D)
Figures 2.12-5, 2.12-6, 2.a 12-7, and 2.12-8
The dielectric material, 21), was similar to ID in its screen printing
characteristics. The unfired dielectric had a green coloration which helped:
in screen alignment Definition of one layer of fired dielectric was very good
	 a
with 006 inch square vias possible. Two layers of fired dielectric allowed.
	 3
a definition of . 008 inch. The surface of the dielectric in the two lavers fired
was somewhat coarse but no through pinholes were observed, The average
,
capacitance measured was 2650 pf 'inch2'
d
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2. 12. 1. 3
	 Engelhard Zero Itlow A-2335 (3D)
Figures 2. 12-9, 2.12-10 2.12-11 and 2.12-12
The screen printed unfired dielectric dried quite well on the average with
good healing of screen impressions. The coloration of both fired and unfired
material was a dull green. Fired dielectric definition observed was . 006 inch
for single layer and.. 006 inch for double laver. Some slight reaction between
the base metallization was observed but was attributed to solvent outgasing
during firing. The bubbling of the dielectric resulted in a disturbance of the
surface topography and some pinholing. The average capacitance observed
was 2250 pf/in2.
2 12.1.4	 DuPont 8299 (41))
Figures 2.12-13, 2.12-14, 2.12-15 and 2,12-1()
Screen printing characteristics of this material were fair with wash-out
easily accomplished using toluene. Definition on fired films was not quite
as good as would be expected for this type dielectric. Single layer fired die-
lectric allowed . 006 inch vias but double layering reduced the definition down
to . 010 inch. The fired films had a fairly smooth surface texture but pinholes 	 _!
could present a problem. The average_ capacitance observed was 3400 of/inch2,
}	 2.12. 1.5	 DuPont 9429 (51D)
t
Figures 2. 12-17, 2.12-18, 2.12-19, and 2.12-20
This dielectric material had a coral colored dve which hurned out upon
jj	
furnace firing. The fired dielectric: was white in color and had a relatively
3	 I	 ^	
a
smooth surface. No through pinholes were observed. Screen printing charac-
teristics were excellent with clean-up easily accomplished using toluene.
{
The fired dielectric definition was . 004 inch for single lavers and .008 inch
I
a	 for double layers. The average capacitance observed was 2750 pf;'inch2.
2. 12. 1. 6	 Electro Science 4608E (6D)
L Figures 2.12-21. 2.12-22, 2.1.2-23 and 2. 12-24
The unfired dielectric contained a dark blue pigmentation which burned out
s 2-1
iduring furnace firing. The paste residue left on the screen was difficult to
wash out with toluene. The dielectric paste had a tendency to bubble during
drying resulting in aporous surface topography after furnace firing. Defi-
nition was excellent for both single layer and double layer fired dielectrics.
Single layer definition was 001 inch and double layer was . 006 inch. The
average capacitance for two layers of fired dielectric was 2750 pf/inch2.
2. 12. 1. 7
	
Electro Science 4608 C 1' B-M 2 (7D)
Figures 2. 12-25, 2. 12-26, 2. 12-21 and 2.12-28
The unfired dielectric material contained a dark blue pigment which burned
out during furnace firing. The pigment ,vas difficult to wash out of the screen.
The fired dielectric was white to pale yellow and somewhat porous. Single
layer via definition was 004 inch with double layer definition of , 006 inch. Ex-
cessive bubbling during drying was observed resulting in a disturbed topography.
A longer settling prior to a slow drying may help alleviate this problem. The
average capacitance for this dielectric (2 layers) was 3500 pf , inch2,
2. 12. 1. 8	 EMCA 318611 (8D)
Figures 2.12-29, 2.12-30, 2.12-31, 2.12-32
The unfixed dielectric paste was of a pale blue coloration with single laver
fired material close to clear in color. Double layers of fired dielectric were
opaque white in color and somewhat coarse in texture. The via definition ob-
served was 006 inch for single laver fired and . 010 inch for double laver
fired. Some pinholing was observed, The average capacitance measured was
3000 pf/inch2,
2. 12. 1. 9
	
EMCA 3136C (9D)
Figures 2.12-33, 2.12-34, 2,12-35, acid 2.12-36
The screened unfired dielectric was pale blue in color and upon firing became
almost transparent. The fired dielectric via resolution observed was 006 inch
for single layer and . 010 inch for double layers. This dielectric in, double
layered fired configuration was relatively pinhole free. The average capaci-
tance measured was WOO pf/inch2 9_1 52
Yi
i
2, 12. 1. 10 EMCA EXK3274 (10D)
Figures 2.12-37, 2.12-38, 2. 12-39 and 2.12-40
The unfired dielectric had a blue pigmentation similar to 31$013 and C ma-
terials. The color was burned out when the dielectric was fired leaving a
translucent to white material. The fired dielectric was relatively pinhole
free with via resolution of o 008 inch for single layer and 010 inch for double
layers of dielectric. The average measured capacitance was 2000 pf inch2,
2. 12. 1. 11	 Thick Film Systems 1017 RCY (11D)
Figures 2. 12-41, 2.12-42, 2. 12-43. 2. 12-44
The unfired dielectric material had a yellow pigmentation which burned
out during furnace firing to leave a relatively smooth pinhole free dielectric
with coloration from dull translucent to pale yellow for double layers of die-
lectric. The via definition observed was . 004 inch for single layer fired and
008 inch for double layers fired. The average capacitance measured was
2250 pf/inch2.
2. 12-1. 12 Electro Oxide Corporation 6208 (12D)
Figures 2.12-45, 2,12-46, 2.12-47, and 2.12-48
The unfired dielectric material was coarse in texture and white in color.
Difficulty in screening was observed due to material drying rapidly and pulling
from the substrate. The fired dielectric was glassy in appearance and via
definition was . 006 inch for both single and double screened dielectrics. The
average capacitance measured was 2500 pf/inch2.
1
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s2. 12.2
	 Conductor Compositions
The conductor compositions received were evaluated =after being screened
and fired, both on bare substrate and over the various dielectric compositions
included in the program. The manufacturers recommended procedures for
processing were followed to assure compliance with the optimum conditions.
The fine line conductor pattern described in the Test Pattern Utilization
section (2. 8) was used with a stainless steel screen of 325 mesh. Measure-
ments taken included line definition and resistivity of fired conductor patterns.
2.12. 2.1	 Conductors Printed and Fired on Irate Substrate
2, 1.2. 2.1.1 Thick Filrn Systems Gold. 40(.7 (1C)
Figure 2.12.49
This conductor system was of the so-called "fritless" material frmily.
The fired conductor had a bright gold, metallic luster, characteristic of
these materials. The fired conductor material had a line resolution of . 0.08
inch width and spacing with . 006 inch capability with extreme care. The
average line resistivity based on .; 008 inch wide lines was 0038n t3
2. 12. 2.1.2	 Thick Film Systems Gold 3009 (2C)
Figure 2.:12-50
This conductor material produced a dense continuous line with a defini-
tion capability of 004 inch lines with . 002 inch wide lines possible in the i
major portion of screenings. The average line r ez;istivity measured was
007 1-n/r7 for .008 inch wide lines,
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2.12. 2. 1. 3 Engelhard Gold 2894 (3C)	 i
Figure 2.12-51
Some difficulty was encountered in processing this conductor pis it had
a tendency to stick to the screen and hull off of the substrate. The line reso-
lution observed was . 008 inch wide with an average of . 0043Air, ncsis^ivity
for this width.
2,12,,2.1. 4
	
Engelhard Gold 2789 (4C)
s
	 Figure 2.12-52
This conductor system was of the fritless type and listed as a molecu-
lar bonding conductor system. The conductor syst(:m produced by screen
and fire techniques was of a very, dense , highly lustrous character. The
line resolution was . 004 inches wide and the average line res istivity was 009
—n j t7 for 008 inch wide lines.
2. 12. 2. 1.5
	
Engelhard Gold 1560 (5C)
Figure 2. 12-53
The conductor system produced with this baste was very bright and dense
with a pare gold appearance. The line resolution observed was .004 inches
wide with an average line resistivity of . 005 -a, /ct for . 008 incli wide lines.	 ti
2_. 12._2. 1.6	 DuPont Geld 9260 (CSC)
Figure 2. 12-54
The conductor patterns produced with this material were very smooth and
consistent. The Line resolution observed was , 004 inches with an average
line resistivity of . 0051 AD, /a for , 008 inch wide lines.
2.12, 2.1.7
	
'DuPont Gold 8237 (7C)	 i
f
	
	
Figure 2.12- 55 	
`i
This conductor system produced smooth even lines but had a tendency to
reduce line spacing due to its wetting characte isticsa The line resolution
2-1T,^
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observed was . 004 inch wide lilies but minimum spacing should be kel)L to . 006
inches. Average line resistivity for . 008 inch lines was , 0084 11/13 .
2.12
	
	
Of" N2.1.8 Electro Science Gold 8835-IB (8C)
Figure 2. 12-56
The conductors produced with this material exhibited screen iml-)ressions
which prevented achieving smooth continuous lines in smaller line widths. The
average line resolution observed was . 000 inches wide for long runs. The
average line resistivity for . 008 inch wide lines was .0004SIlu .
2. 1-9. 2. 1.9 	 Electro Science Gold 8835 (9C)
Figure 2. 12 -57
This conductor system was very similar to the 8835-113 system with the
exception that it had a greater tendency to heal -
 screen impressions. The
resultant fired conductors were smooth and continuous with a line resolution
of . 004 inch width and with an average line resistivity of . 009Wk/a for . 008
inch wide lines.
2.12. 2. 1. 10 EMCA Gold EXK3264 (10C
Figure 2.12-58
The conductor lines produced with this material retained the screen im-
pressions resulting in a somewhat coarse line definition. The smaller lines
had continuity but exhibited somewhat inconsistent line thickness. The line
resolution observed was . 004 inches wide with . OW considered a moI:e cons-is-
'tent line w ^,dth, The average line resistivity for . 008 inch wide lines was
0071.
2. 12. 2.1.11 DuPont Platinum Gold 8653 OICI
Figure 2,12-59
This conductor system produced excellent lines at
	 inches but spacing
was a problem due to closing in by the material. A line spacing of . 000 inches
is recommended, The average line resistivity observed was .16.51-4/12 for
008 inch wide lines.
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2. 12. 2. 1012 EMCA Platinum Gold EXK3283 (12C)
Figure 2.12- 60
This material had a very high viscosity which made screening difficult.
Extended periods of settling did not result in screen impression healing. The
fired conductors were very thin and open areas in all lines prevented resis-
tivity measurements.
2.12. 2. 1.13 Sel-Rex Company Gold DX 799 (13C)
IY igure 2.12- 61
Definition for lines of 006 inches and above was excellent with this ma-
terial with. 004 inches wide being inconsistent in texture. The average line
resistivity observed with this material for . 008 inch wide lines was . 0049
2.12. 2.1.1=1 Electro Oxide Corporation Gold 6990 (14C)
F
Figure 2. 12-62
This material was quite high in viscosity resulting in some difficulty in
screening. The fired film had areas of thin metallization resulting from the
inability to heal screen impressions. All .006 inch wide lines had -continuity
but the thin sections made line widths below . 008 inch susp4ct as to integrity.
r
The average line resistivity for . 008 inch wide lines was 00811 /ej;
2.12. 2. 1.15 Thick FilmSystems Copper EX513 (ISC)
Figure 2.12-63
Results are confidential.
a
2.12. 2.1.16
	 Engelhard Nickel 2884 (2SC)
:.	 Figure 2.12-6
`
	
	 This material was of the non-noble fritless conductor system. The
fired conductor pattern appeared to be somewhat expanded in comparison with
s
r
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the dried unfired conductor. Line definition can be printed to . 00 =1 inch wide
but spacing should not be less than . 008 due to intrusion of conductor material
I
	
	 during drying and firing. The average line resistivity observed was . 1654-2/c
for 008 inch wide lines,
2.12. 2.1.17 Engelhard Aluminum 2746 (3SC',
Figure 2.12-65
The fired conductors of this material appeared quite similar to that of the
2884 nickel. Difficulty in screening was encountered due to viscosity of paste
and the tendency of the material to wet the substrate. Line definition of .. 006
inches wide was possible but line spacing should be maintained at a minimum
of . 010 inches. The average line resistivity cannot be calculated due to incon-
sistency of samples resulting from line shorts,
2.12. 2. 1.18 Electro Science Nickel 2502 (4SC)
Figure 2.12-66
This conductor system required a hydrogen atmosphere during firing. The
results are not ^Illished here as it is not considered a normally processed
material.
	 z
2.12. 2. 1.19 Cermalloy Copper 7029 (5SC)
Figure 2.12-67
This material required special processing procedures and results are not
published in this report,
2.12. 2. 1. ^0 Cermal loy Nickel 7028 (6SC)
Figure 2.12-68
This material required special processing procedures. Therefore, the a
results will not be published in this report.
y
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2. 12. 2. 2 Conductors Fired Over Dielectric
The quantity of samples developed for the combinations study prohibits
a detailed analysis of all of the results at this writing. The following illus-
trations are presented, for comparison..
2.12. 2.2 1 Thick Film Systems Gold 4007 (IC) fired over 'T'hick Film
Systems dielectric 1017 INCA (lD), Figure 2. 12-70.
2.12. 2. 2. 2 Thick Film Systems Gold 4007 (1C) fir,¢d over Thick Film
Systems dielectric 1005 TCG (21)), figure 2.12-71.
2.12. 2. 2.3 Thick Film Systems Gold 4007 (1(,) fired over l.ngelhard die-
lectric A-2835 (3D) Figure 2. 12-72.
2, 12. 2. 2.4 Thick Film Systems Gold 4007 (1C) fired over DuPont dielectric
8299 (41)), Figure 2.12-73.
2.12. 2. 2.5 Thick Film Systems Gold 4007 (1C) fired over DuPont 9429
dielectric (51)) Figure 2. 12-74.
2. 12. 2. 2. h Thick Film Systems Gold 4007 (1C>) fired over Elertro Science
Cot poration dielectric 46080 (6h) Figure 2.12-75.
x
2. 2. 2. 2,7 Thick Film Systems Gold 4007
 (IC) 'fired over l lectro .Science
Corporation dielectric 4608 CF13-1\.12p	 (71)) Figure 2.12-76`.
2.12. 2. 2. 8 Thick Film Systems Gold 4007 (1C) fired over EMCA dielectric
81$013 (8D) Figure 2.12-77.
2. 12. 2.-2.9 Thick Film Systems Gold 4007 (1C) fired over EMCA dielectric a
3186C (9D), Figure 2. 12-78.
3
2.12. 2. 2.10 Thick Film Systems Gold 4007 (IC) fired over EINiC'A dielectric
EXK3274 (10D). Figure 2.12-79.
l
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2. 12. 2. 2.11	 Thick Film Systems Gold 4007 (1(,) fired over Thic1; Film
Systems dielectric 1017 ICY (11D), Figure 2.12-80,
2. 12. 2. 2.12	 Thick Film Systems Gold 4007 (1C) fired over 1 1-Ilectro Oxide
Corporation dielectric 6208 (121)), Figure 2,12-81.
2.12. 2, 2. 13 Thick Film S ystems Gold 3009 (2C) fired over Thi ck l'ilm
Systems dielectric 1017 RCA, (11)), Figure 2.12-82.
2. 12. 2. 2.14 Thick Film Systems Cold 3009 (2C) fired over Thick Fil III
Systems dielectric 1005 TCG (21?), Figure 2.12-83,
2.12. 2. 2,15	 Thick Film Systems Gold '1009 (2kC- ) fired over Engelbard
dielectric A-2835 (31)), Figure 2.12-84.
2. 12. 2. 2.1() 	 Thick Film Systems Gold 3009 (2(',) fired over Pul lont die-
lectric 8299 (41)), Figure 2.12-8.5.
2. 12. 2, 2.17	 Thick Film Systems Cold 3009 (211`') fired over DUPOnt die-
lecrric 9429 (51)), Figure 2, 12-80.
2. 12. 2. 2.18 Thick Film Systems Gold 3009 (2C) fired over E.Ieotro
Science dielectric 6408C (61)), Figure 2, 12- 87,
2.12. 2. 2.19 Thick Filni Systems Cold 3009 (W) fired over Electro
Science dJelectric 0408 C1'B-M2 (17 D), Figure 2,12-88.
2. 12. 2, 2.20 Thick Film Systems Cold 3009 (2'.-,) fired over ENICA die-
I e ctr i c 31866  (8 D), Figure 2. 12-89
T1	
——
2, 12. 2, 2, 21 hick Film Systems Cold 300() ( 2C) fired over I- NI A die-
lectric 31860, (91)), Figure 2.12-90,
2- 12. 2, 2.22 Thick Film Systems Cold 3009 (2C) fired over FMCA die-
lectric EX02 714 (100) Figure 2.12-91.
2-
2. 12. 2. 2. 23 Thick FUrn Systems Gold 3009 (2(') fired over Thick Film
Systems dielectric 1017 RCS' (1117). Figure 2.12-92,
2. 12. 2. 2. 24 Thick Film Systems Gold 3009 (2C) fired over Electro Oxide
Corporation 6208 (12D), Figure 2. 12-93.
2. 12. 2. 2.25 Engelhard Gold A2894 (3(') fired over Thick Film Systems
dielectric 1017 RCA (11)), Figure 2.12-94.
2. 12. 2. 2. 26 Engelhard Gold A2894 (3C) fired over Thick Film Systems
dielectric 1005 TCG (217), Figure 2,12-95.
2. 12. 2,2. 27 Engelhard Gold A-2894 (3(") fired over E'ngelhard dielectric
A-2835 (3D), Figure 2.12-96,
2. 12. 2. 2. 28 Engelhard Gold A2894 (3C) fired over DuPont dielectric 8299
(4D), Figure 2.12-97.
2. 12. 2, 2, 29 Engelhard Gold A2894 (')() fireJ over Dul lont dielectric 9429
(5D), Figure 2,12-98.
2. 12. 2. 2. 30 Engelhard Gold A2894 (3C) fired over Electro Science
Corporation dielectric 6408C, (617), Figure 2.12-99,
2. 12. 2. 2, 31	 Engelhard Gold A2894 (3() fired over Electro Science Corpora-
tion dielectric 6408 CF13-M2 (M), Figure 2.12-100.
2. 12. 2, 2. 32 Engelhard Gold A2394 (3C) fired over E. ICA dielectric 3186B
(81D), Figure 2.12-101.
2 12. 2. 2.33 Engelhard Gold A2894 (3C) fired over EMCA dielectric 8186C
(9D), Figure 2.12-102
2, 12, 2. 2. 34 Engelhard Gold A2894 (3C) fired over EMCA dielectric
EXK3274 (101)), Figure 2,.12-103.
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I	 'n Systems2 12.2.2,35 Engelhard Gold A2894 (K) fired over T'hicki1rP
dielectric 1017 RCY (III), Figure 2.12-104.
2.12. 2. 2. 36 Engelhard Gold A2894 (3C) fired over Electra Oxide Corpora-
tion dielectric 6208 (1217), Figure 2.12-105,
2. 12. 2. 2.37 Engelhard Gold A-2789 (4C) fired over Thick Film Systems
d i electric 1017 RCA (ID). Figure 2.12-106.
2. 12. 2. 2. 38 Engelhard Gold A-2789 (4C) fired over Thick Film Systems0	 1
dielectric 1005 TCG (21)), Figure 2.12-107.
2. 12. 2. 2.:39 Engelhard Gold A-2789 (4C) fired over Engelhard diele,,trio
A- 2835 (M), Figure 2. 12-108.
2. 12. 2. 2.40 Engelhard Gold A-2789 (4C) fired over DuPont dielectric 8299
(4D), Figure 2.12-109.
2J2,2.2.41 Engelhard Gold A-2789 (4G) fired over DuPont dielectric 9423
(51)), Figure 2.12-110.
2.12. 2, 2.42 Engelhard *%.-Jold A-2789 (4C) fired over Electro Science die-
lectric 6408C (6D), Figure 2.12-111.
2. 12, 2. 2.43 Engelhard. Gold A-2789 (4C) fired over EleCtro Science die-
lectric 6408 CF13-iN42 (M), Figure 2.12-112.
2. 12. 2. 2.44 Engelhard Gold A-2789 (4C) fired over ENICA dielectric
30186B (M), Figure 2.12-113.
2.12. 2. 2.45 Enaelhard Gold A-2789 (4(',) fired over H,NICA dielectric
3186C (9D), Figure 2.12
2. 12. 2. 2.46 Engelhard Gold A-2789 (4C.) fired over EMCA dielectric
EXK3274 (10D), Fi gure 2.12-11.5.
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2. 12. 2, 2.47 Engelhard Gold A-2789 (4C) fired. over Thick Film Systems
fdielectric 1017 RCY (11D), Figure 12-116.
2.12. 2, 2.48 Engelhard Gold A-2789 (4C) fired over Electro Oxide Corpora-
tion dielectric 5208 (12D) Figure 2.12-117.
2. 12. 2. 2.49 Engelhard Geld A-1560 (5C) fired over Thick Film Systems
dielectric 1017 RCA (1D), Figure 2.12-118,
2.12. 2. 2 50 Engelhard Gold A-1560 (5C) fired over Thick Film Systems
dielectric 1005 TCG (2D', Figure 2.12-119.
	 j
2.12. 2. 2.51 Engelhard Gold A-1560 (5C) fired over Engelhard dielectric
A-2835 (3D), Figure 2. 12-120.
2.12. 2, 2.52 Engelhard Gold A-1560 (5C) fired over DuPont dielectric 8299
(4D), Figure 2.12-121.
2.12. 2. 2.53 Engelhard Gold A-1560 (5(') fi{ ^d over DuPont dielectric 9429
(5D), Figure 2.12-122.
2.12. 2. 2.54 Engelhard Cold A-1560 (5C) fired over Electro Science Corpora-
tion dielectric 6408C (6D), Figure 2.12-123,
2.12. 2. 2.55 Engelhard Gold A-1550 (5C) fired over Electro Science Corpora-
	 t
tion dielectric 6408 CFB-M2 (717)), Figure 2.12-124.
2.12. 2. 2.56 Engelhard Gold A- 1560 (S() fired over EMCA dielectric 3186B 3
1	 (8D), Figure 2.12-125.
k
	
	
2. 12. 2. 2.57 Engelhard Gold A-1560 (5C) fired over ETACA dielectric 318601
(9D), Figure 2.12-126.
I
^	 1
2, 12. 2. 2.58 Engelhard Gold A-1560 (5C) fired over FIMCA dielectric
EXK3274 (1:0D), Figure 2.12-127,
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2.12. 2. 2. 59 Engelhard Gold A-1560 (5C) fired over Thick Film. Systems
dielectric 1017 RCY (11D), Figure 2.12-128.
2.12. 2. 2.60 Engelhard Gold A-1560 (5C) fired over Electro Oxide Corpora-
tion dielectric 6208 (12D), Figure 2.12-129.
2.12. 2. 2.61 DuPont Gold 9260 (6C) fired over Thick Film Systems die-
lectric 1017 RCA (D), Figure 2.12-130.
2. 12. 2. 2.62 DuPont Gold 9260 (6C) fired over Thick Film Systems die-
lectric 1005 TCG (2D), Figure 2.12-131
2. 12.2. 2.63 DuPont Gold 9260 (6C) fired over Engelhard dielectric A-2835
(3D), Figure 2.12-132.
2.12.2. 2.64 DuPont Gold 9260 (6C) fired over DuPont dielectric 8299 (41)),
Figure 2.12-133.
2.12. 2. 2.65 DuPont Gold 9260 (6C) fired over DuPont dielectric 9429 (5D),
Figure 2.12-134,
2. 12. 2. 2.66 DuPont Gold 9260 (6C) fired over Electro Science Corporation
dielectric 6408C (61)), Figure 2.12-135
2.12. 2. 2.67 DuPont Gold 9260 (6C) fired over Electro Science Corporation
dielectric 6408 CFB-M2 (7D), Figure 2.12-136.
2. 12. 2. 68 DuPont Gold 9260 (6C) fired over EMCA dielectric 3186B
(8'D), Figure 2.12-137.
2.12. 2. 2.69 DuPont Gold 9260 (6C) fired over EMCA dielectric 3186C,`
(aD), Figure 2.12-138.
2.12. 2. 2.70 DuPont Gold 9260 (6C) fired over EMCA dielectric EKK3274
(101)), Figure 2.12-139.
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2.,12. 2. 2, 70 DuPont Gold 9260 (6C) fired over Thick Film Systems die-
lectric 1017 RCY (11D), Figure 2.12-140.
2.12. 2. 2.71 DuPont Gold 9260 (6C) fired over Electro Oxide Corporation
diele ctric
 6208 (12D), Figure 2,12-141.
2. 12. 2, 2.72 DuPont Gold 8237 (7C) fired over Thick Film Systems die-
lectric 1017 RCA (1D), Figure 2.12-142,
2.12. 2. 2, 73 DuPont Gold 8237 (7C) fired over Thick Film Systems die-
lectric 1005 TCG (21)), Figure 2.12-143.
2. 12. 2. 2.74 DuPont Gold 8237 (7C) fired over Engelhard dielectric A-2835
(3D), Figure 2.12- 144.
2.-12. 2. 2.75 DuPont ` Gold 8237 (7C) fired over DuPont dielectric 8299
(4D), Figure 2.12-145.
2. 12. 2. 2.76 DuPont Gold 8237 (7C) fired over DuPont dielectric 9429
(5D) Figure 2.12-146.
2. 12. 2. 2.77 DuPont Gold 8237 (7C) fined over Electra Science Corpora-
tion dielectric 6408C (6D), Figure 2.. 12-147.
2, 12. 2. 2.78 DuPont Gold 8237 (7C) fired over Electro Science Corpora-
tion dielectric 6408 CFB-M2 (7D), Figure 2,12-148.
2. 12. 2. 2.79 DuPont Gold 8237 (7C) fired over EMCA dielectric 3186B
($D), Figure 2.12-149.
3
2. 12. 2. 2. 80 DuPont Gold 8237 (7C) fired over EMCA dielectric 3186C
(9D), -Figure 2.12-150.
2.12. 2. 2,81 DuPont Gold 8237 (7C) fired over EMCA dielectric EXK3274
(,10D),; Figure 2.12-151,	 s
2-190
;__„^
,2. 12. 2. 2. 82 DuPont Gold 8237 (7C) fired.. over Thick Film Systems die-
lectric 1017 RCY (11D), Figure 2.12-152.
2.12. 2. 2. 83 DuPont Gold 8237 (7C) fired over Electro Oxide Corporation
dielectric 6208 (12D), Figure 2.12-153.
2. 12. 2. 2. 84 Electro Science Gold 8835-IB (8C) fired over Thick Film
Systems dielectric 1017 RCA (1D), Figure 2.12-154.
2.12. 2. 2. 85 Electro Science Gold 8835-1B (8C) fired over Thick Film
Systems dielectric 1005 TCG (2M, Figure 2.12-155.
2, 12. 2. 2. 86 Electro Science Gold 8835-113 (8C) fired over Engelhard die-
lectric A-2835 (3D), Figure 2.12-156.
2. 12, 2. 2. 87 Electro Science Gold 8835-1B (8C) fired over DuPont die-
lectric 8299 (4D), Figure 2.12-157.
4 2.12. 2. 2, 8 8 Electro Science Gold 8835-113 (8C) fired over DuPont dielectric
9429 (5D), Figure 2.12-158.
I 2. 12. 2. 2. 89 Electro Science Gold 8835-113 (8C) fired over Electro Science
dielectric 6408C (6D), Figure 2.12-159.
2. 12. 2. ` 2, 90 Electro Science Gold 8835- 1B (8C) fired over Etectro Science
F dielectric 6408 C^^B-M2 (7D), Figure 2,12-160.
2.12. 2, 2.91 Electro Science Gold 8835-113 ($G) fired over EMCA dielectric
3186B (8D), Figure 2.12-161.
Pa l
	
	
1
2. 12. 2. 2.92 Electro Science Gold 8835-113 (8C) fired over EMCA dielectric
3186C (9D), Figure 2.12-1.62.
2.12. 2. 2.93 Electro Science Gold 8835-1B (8C) fired over EMCA dielectric
"	 3X1 3274 (10D), Figure 2.12- 163.
r
'	 1
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2.. 12. 2, 2. 94 Electro Science Gold 8835-1B (8C) fired over Thick Film
Systems dielectric 1017 RCY (111)), Figure 2.12-164.
2. 12. 2. 2.95 Electro Science Gold 8835-1B (8C) fired over Electro Oxide
Corporation dielectric 6208 (12D), Figure 2.12-165.
2. 12. 2. 2.96 Electro Science Gold 8835 (9C) fired over Thick Film Systems
dielectric 1017 RCA (1D) Figure 2.12-166,
F`
2. 12, 2, 2.97 Electro Science Gold 8835 (9C) fired over Thick Film Systems
dielectric 1005 TCG (2D), Figure 2.12-167.
2. 12. 2. 2.98 Electro Science Gold 8835 (9C;) fired over Engelhard dielectric
A-2835 (31)), Figure 2. 12-168.
2. 12. 2. 2.99 Electro Science Gold 8835 (9C) fired over DuPont dielectric
8299 (41)), Figure 2.12-169.
2.12. 2. 2.100 Electro Science Gold 8835 (9C) fired over DuPont dielectric
9429 (5D), Figure 2.12-170.
2. 12.2. 2.101 Electro Science Gold 8835 (9C) fired over Electro Science
dielectric 6408C (61)), Figure 2.12-171.
2. 12. 2. 2.102 Electro Science Gold 8835 (9C) fired. over Electro Science
1
dielectric 6408 CFB-ivi2 (7D), Figure 2.12-172,
' r 2.12. 2. 2.103 Electro Science Gold 8835 (9C) fired over ENMCA dielectric
'	 3186B (81)), Figure 2.12-1730.
2, 12, 2. 2. ` 104 Electro Science Gold 8835 (9C) fired over ENKA dielectric
3186C (91)), Figure 2. 12-174.'
2. 12. 2. 2.105 Electro Science Gold 8835 (9C) fired over ENMCA dielectric
f
EXK3274 (10D), Figure 2.12-175.
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Z 12. 2. 2.106 Electro Science Gold 8835 (9C) fired over 'Thick Film Systems
dielectric 1017 RCY (11D), Figure 2.12-176.
2.12. 2. 2,107 Electro Science Gold 8835 (9C) fined over Electro Q3dde die-
lectric 6208 (12D), Figure 2. 12-177,
2.12. 2. 2.108 EMCA Gold EXK3264 (10C) fired over Thick Film Systems
dielectric 1017 RCA (ID), Figure 2.12-178.
2.12. 2. 2.109 EMCA Gold EXK3264 (10C) fired over Thick Film Systems
dielectric 1005 TCG (2D), Figure 2.12-179.
2. 12. 2. 2.110 EWA Gold EXK3264 (10C) fired over Engelhard dielectric
A-2835 (3D), Figure 2.12-180,
-
	
	 2.12, 2. 2.111 EMCA Gold EXK3264 (IOC) fired over DuPont dielectric 8299
(4D), Figure 2.12-181:
k
	
	 2.12.2, 2.112 EMCA Gold EXK3264 (10C) fired over DuPont dielectric 9429
(5D), Figure 2.12-182.
2, 12. 2. 2.113 EMCA Gold EXK3264 (10C) fired over Electro Science die
4	 lectric 6408C (61)), Figure 2.12-183,
2.12. 2. 2.114 EMCA Gold EXK3264 (10C) fired over Electro Science die-
lectric 6408 CFB-M2 (7D), Figure 2.12-184.
c
t	 2. 12. 2. 2.115 EMCA ;Gold EXK3264 (10C)_ fired over EMCA dielectric 3186B
`	 (8D), Figure 2.12-185.
2.12. 2. 2.116 EMCA Gold EXK3264 (10C) fired over EMCA dielectric 3186C
y	 (9D), Figure 2.12-1$6.
2.12. 2. 2.117 EMCA Gold EXK3264 (10C) fired over EMCA dielectric
EXK3274 (lOD), Figure 2.12-187.
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2. 12. 2. 2.118 EMCA Gold EXK3264 (10C) fired over Thick Film Systems
dielectric 1017 RCY (11D), Figure 2.12-188.
2.12. 2. 2.119 EMCA Gold EXK3264 (10C) fired over Electro Oxide Corpora-
tion dielectric 6208 (12D), Figure 2.12-189.
2. 12. 2 2.120 DuPont Gold. 8653 (11C) fired. over Thick Film Systems die-
F !	 lectric 1017 RCA (1D), Figure 2.12-190.
2.12. 2. 2.121 DuPont Gold 8653 (11C) fired over Thick Film .Systems die-
lectric 1005 TCG (21)), Figure 2.12-191.
2. 12.2. 2.122 DuPont Gold 8653 (11C) fired over Engelhard dielectric A-2835
(3M, 
Figure 2.12-192.
2.12. 2. 2.123 DuPont Gold 8653 (11C) Fired over DuPont `
 dielectric 8299
(4D), Figure 2.12-193.
2. 12.2. 2.124 DuPont Gold 8653 (11C) fired over DuPont dielectric 9429
.c	 (5D), Figure 2.12-194.
2.12. 2. 2. 125 DuPont Gold 8653 (11C) fired over Electro Science dielectric
=i	 a
6408C (61)), Figure 2.12-195. 	 3
2, 12. 2. 2,126 DuPont Gold 8653 (11C) fired over Electro Science dielectric
6408 CFB-M2 (7D), Figure 2.12-196.
2. 12.2. 2.127 DuPont Gold 8653 11C fired over EMCA dielectric 318611
(8D), Figure 2.12-197.
2.12. 2. 2.128 DuPont Gold 8653 (11C) fired over EMCA dielectric 3186C
(91)), Figure 2.12-198.	 3
2.12.2.2.129 DuPont Gold 8653 (11C) fired over EMCA dielectric EXK3274
(10D), Figure 2.12-199.
t	 E
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2. 12. 2. 2,130 DuPont Gold 8653 (11C) fired over Thick Film Systems die-
lectric 1017 RCX (11D), Figure 2.12-200.
2.12. 2. 2.131 DuPont Gold 8653 (11C) fired over Electro Oxide Corporation
dielectric 6208 (12D), Figure 2.12-201,
a
2.12. 2. 2,132 EMCA Gold. EXK3283 (12C) fired over Thick Film Systems
dielectric 101.7 RCA (11)), Figure 2. 12-202.
2.12. 2. 2.133 EMCA Gold EXK3283 (12C) fired over Thick Film Systems
dielectric 1005 TCG (2D), Figure 2.12-203,
2.12. 2. 2.134 EMCA Gold EXK3283 (12C) fired over Engelhard dielectric
A-2835 (3D), Figure 2. 12-204.
2.12. 2. 2.135 EMCA Gold EXK3283 (12C) fired over DuPont dielectric 8299
(4D), Figure 2.12-205.
2.12. 2. 2.136 EMCA Gold. EXK3283 (12C) fired over DuPont dielectric, 9429
(5D) Figure 2.12-206.
2.12. 2. 2,137 EMCA Gold EXK3283 (12C) fired over _Electro Science die-
lectric 6408C (61)), Figure 2.1.2-207.
2.12. 2, 2.138 EMCA Gold EXK3283 (12C) fired over Electro Science die-
lectric 6 .108 CF13-M2 (7D), Figure 2.12-208,
2.12. 2. 2.139 EMCA Gold EXK3283 (12C) fired over EMCA dielectric
318613 (8D), Figure 2.12-209,
2.12. 2. 2.140 EMCA: Gold EXK3283 (12) fired over EMCA dielectric
3186C (9D); Figure 2.,12-2.101.
2.12. 2. 2.141 EMCA Gold EXK3283 (12C) fired over EMCA dielectric
EXK3274 (10D), Figure 2.,12-211.
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2. 12. 2. 2. 142 EMCA Gold EXK3283 (12C) fired over Thick Film Systems
dielectric 1017 RCY (11D), Figure 2.12-212.
2.12. 2. 2.143 EMCA Gold EXK3283 (12C) fired over Electro Oxide Corpora-
tion dielectric 6208 (12D), Figure 2.12-21:3.
2.12. 2. 2.,144 Sel-Rex Company Gold PX-799 (13C) fired over Thick Film
System dielectric 1017 RCA {11)), Figure 2,12-214.
2.12.2.2.145 Sel-Rex Company Gold DX-799 (13C) fired over Thick Film
Systems dielectric 1005 TCG (2D), Figure 2.12-215.
2.12. 2. 2.146 Sel Rex Company Gold DX-799 (13C) fired over Engelhard
dielectric A-.2835 (3D), Figure 2.12-216.
2.12.2. 2,147 Sel-Rex Company Gold DX-799 (13C) fired over DuPont die-
lectric 8299 (4D), Figure 2.12-217.
2.12. 2. 2.148 Set-Rex Company Gold DX-799 (13C) fired over DuPont die-
lectric 9429 (5D), Figure 2,12-218,
2.12. 12.149 Set-Rex Company Gold DX-799 (13C) fired over Electro Science
dielectric 6408C (6D), ,Figure 2.12-219.
2. 12.2. 2.150 Sel-Rex Company Gold DX-799 (13C) fired. over Electro Science 	 A
dielectric 6408 CFB-M2 (7D), Figure 2.12-220,
212, 2. 2.151 Sel-Rex Company Gold DX-799 (13C) fired over EMCA die-
lectric 3186B (8D), Figure 2.12-221.
3
2. 12. 2. 2.152 Sel ° Rex Company Gold DX-799 (13C) fired over EMCA die-
lectric 3186C (9D) Figure 2.12-222.
2.12. 2. 2.153 Set,-Rex Company Gold DX-799
	
fired- over EMCA die-
lectric EXK3274 (10D), figure 2.12-223.
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2. 12. 2. 2.154 Set-Rex Company Gold DX-799 (13C) fired over Thick Film
Systems dielectric 1017 RCY (111)). Figure 2,12-224.
2.12. 2. 2.155 Sel- Rex Company Gold DX-799 (13C) fired over Electro Oxide
Corporation dielectric 6208 (121)), Iyigure 2.12-225.
2. 12. 2. 2. 15 6 Electra Oxide Corporation Gold 6990 (14C,) fired over Thick
Film Systems dielectric 1017 RCA (1D), higure 2.12-226.
2, 12, 2. 2.157 Electro Oxide Corporation. Gold 6990 (14C) fired over Thick
Film Systems dielectric 1005 TCG (2D), Figure 2.12-227.
2.12. 2, 2.158 Electro Oxide Corporation Gold 6990 (14C) fired over Engelhard
dielectric A-2835 (31D), Figure 2.12- 228.
2.12. 2. 2.159 Electro Oxide Corporation sold 6990 (14 4C) fired over Dupont
dielectric 8299 (4D), Figure 2.12-229.
2.12. 2, 2,160 Electro Oxide Corporation Gold 6990 (14C) fired over DuPont
dielectric 9429 (51)), Figure 2.12-230.
2.12. 2. 2.161 Electro Oxide Corporation Gold 6990 (14(7.) fired over Elecrro
Science dielectric 6408C (6D), Figure 2. 12-231.
2.12. 2; 2.162 Electro Oxide Corporation Gold 6990 (14C) fired over Electro
Science dielectric 6408 CFB-M-2 (7D) Figure 12-232. 	 a
2.12, 2. 2.163 Electro Oxide Corporation Gold 6990 (14C) fired over EIAC1A
dielectric 3186B (81)), Figure 2. 12-233, 	 #
2.12, 2, 2.164 Electro Oxide Corporation Gold 0990 (14C) fired over, EMCA
dielectric 31860 (9D), Figure 2,12-234.
2.12. 2. 2.165 Electro Oxide Corporation- Gold 6990 (14C) fired over EMCA
dielectric EXK3274 (10Th), Figure 2.12-235.
2-19f
	
F
Ea ,
F 2.12. 2, 2.166	 Eiectro Oxide Corporation Gold 6990 (14C) fired over Thick
Film Systems dielectric 1017 RCY I11D), Figure 2.12-236. 	 r
2.12. 2, 2.167
	
Electra Oxide Corporation Gold 6990 (14C) fired over Electra
Oxide Corporation dielectric 6208 (12D), Figure 2.12-237.
2.12. 2. 2,168
	
Engelhard Nickel A-2884 (2SC) fired over Thick Film Systems
dielectric 1017 RCA (1D), Figure 2.12-238.
2.12. 2. 2.169
	
Engelhard Nickel A-2884 (2SC) fired over Thick Film Systems
dielectric 1005 TCG (2D), Figure 2.12-239.
i 2.12. 2. 2.170	 Engelhard Nickel A-2884 (2SC) fired over Engelhard die-
lectric A-2835 (3D), Figure 2.12- 240.
2. 12. 2. 2.171	 Engelhard Nickel A-2884 (2SC) fired over DuPont dielectric
8299 (4D), Figure 2.12-241„
2.12. 2. 2.172	 Engelhard Nickel A-2884 (2SC) fired over DuPont dielectric
F
9429 (5D), Figure 2.12-242,
2, 12. 2, 2.173
	
Engelhard Nickel A-2884 (2SC) fired over Electro Science
dielectric 6408C (6D), Figure 2.12-243.
2.12.2. 2.174	 Engelhard Nickel A-2884 (2SC) fired over Elec.tro Science
dielectric 6408 CFB-M2 (7D), Figure 2.12-244.
2.12.;2. 2.175
	 Engelhard Nickel A-2884 (2SC) fired over EMCA dielectric
3186B (81)), Figure 2.12-245.
2.12. 2. 2.176
	 Engelhard Nickel A-2884 (2SC) fired over EMCA dielectric
318,6C (9D)	 `Figure 2.12- 246.
2.12. 2. 2.177	 Engelhard Nickel A-2884 (2SC) fired over E TIOCA dielectric
a
EXK3274 (10D)	 Figure 2.12-247.
x
r,
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2. 12. 2, 2.178 Engelhard Nickel A-2884 (2SC) fired over Thick Film Systems
dielectric 1017 RCY (111)), Figure 2.12-248.
2.12. 2. 2.179 Engelhard Nickel A-2884 (2SC) fired over Electro Oxide
Corporation dielectric 6208(12D) Figure 2.12-219.
2-.12. 2. 2.180 Engelhard Aluminum A-2746 (3SC) fired over Thick Film
Systems dielectric 1017 RCA (1D), Figure 2.12-250.
2.12. 2. 2.181 Engelhard Aluminum A-2746 (3SC) fired over Thick Film
Systems dielectric 1005 TCG (2D), Figure 2.12-251.
2.12. 2. 2.182 Engelhard Aluminum A-2746 (3SC) fired over Engelhard
dielectric A--2835 (3D), Figure 2.12-2032.
2.12. 2 2.183 Engelhard Aluminum A-2746 (3SC) fired over DuPont die-
lectric_8299 (41D), Figure 2,12-253.
2.12. 2. 2.184 Engelhard Aluminum A-2746 (3SC) fired over DuPont die-
4	 lectric 9429 (51)), Figure 2. 12- 254.
2> 12. 2. 2.185 Engelhard Aluminum A-2746 (3SC) fired over Electro Science
dielectric 6408C (61)), Figure 2. I2-255,
2.12 2. 2.186 Engelhard Aluminum A-2746 (3SC) fired over Electro Science
dielectric 6408 CF13-N42_(7D), Figure 2.12-256.
2. 12, 2. 2.187 Engelhard Aluminum A-2746 (3SC) fired over EMCA die-
lectric 3184113 (8D), Figure 2,12-257.
2.12. 2. 2:188 Engelhard Aluminum A-2746 (3SC) fired over EMCA die-
lectric 3186C (9D) Figure 2.12-258.
2.12.2.2.189 Engelhard Aluminum A-2746 (3SC) fired over EMCA die-
f:
lectric EXK3274 (10D), Figure 2.12-259.
1
f	 2-199
i
z
2. 12. 2. 2.190 Engelhard Aluminum A-2746 (3SC) fired over Thick Film
r
Systems dielectric 1017 RCY (11D) Figure 2.12-260.
2.12. 2. 2.191 Engelhard Aluminum A-2746 (3SC) fired over Electro Oxide
Corporation dielectric 6208 (12D), Figure 2.12-261.
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IIt is understood that the combinations shown above may not necessarily
be used in multilayer fabrication. It should be noted, also, that combina-
tions of materials may react differently than when processed individually.
The reactions and results shown in this evaluation study are the direct re-
sults obtained in processing at the ECI Thic lk Film Laboratory and should
be verified or disproved at the discretion of the laboratories intending to
use the materials.
Any discussions concerning this evaluation should be directed to the
author, Carl J. ['eckinpaugh Principal Engineer, Microelectronics
Laboratory, Electronic Communications, Inc.
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2. 13
	
Conc I Lis ions
The observations made during the technical papers, study pirtion of this
program were many and varied. It became increasingly obvious as the study
progressed that there existed definite similarities in the papers concerned
with ceramic multilaver philosophy. The most common similarity , was that
they all predicted a great and growing future 'for the technology.
in general, the papers reviewed could be grouped into three different
types, the "How To" fabrication type, the "I low We Did -
 
recap type, and the
"How We Will Do" advance technolog5 , type of papers. Most i the paper,­;
seemingly applicable to this design guide handbook ("llow To" and "flow We
NVili	 did not possess sufficient individual. original information and obser-
vations to warrant their data use in a design standard. It appeared in a con-
siderable amount of the papers that an extensive amount of cross referencing
was accompli shed with little analytical laboratory evaluation to substantiate the
observations. It became increasingly apparent that an% , real meaningful data
concerning dimensional limitations would have to Ix , based- on a materials capa-
bility study using currently available -advanced - materials of fabrication.
The .!Materials Evaluation Stud y portion of this program (2.1. 2) became ii very
significant,, factor in the development of the design guide s ection. The individual
material limitations themselves became the most important factors outside of
workmanship standards and equipment utilization in establishing the dimensional
liniitations and inspection criteria.
The final conclusions drawn from this program must again be based on
materials and their limitations. Newec and seemingly better formulations
are appearing with increasing regularit y. Each new material has its own
idiosyncrasies and must be evaluated extensively
 to determine its capabiliLk's
both alone and combined with other materials.
^	 ° h'^^DING PAGE
A	 ^	 j
4 ;
Ii	
I
E The microelectronics field is as always, a changing field of endeavor with
no lasting commitment to any one technology. The tide of interest and appli-
cation will always turn towards that area which offers the most significant
return for the amount of investment. Ceramic multilayer technology does offer
considerable opportunity in this regard. The areas of material technology,
computer aided design, equipment development, and circuit design applica-
tion are all developing specialt y fields with each reinforcing the other so that
ceramic multilayer technology will evolve into a broad based science with a
x
promising future as an electronics packaging methodology.
E;
iy
t
:
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SECTION 3
GLOSSARY OF TERMS
ALUMINA:	 Aluminum oxide (Al 03).
AMP:	 Abbreviation for ampere, unit of current flow. One ampere
of current flow is equivalent to one coulomb of charge flowing
s
	 per second.
AND GATE	 A logic gate where all of the >.nputs must be "1's" before the
output is a "1.
ANGLE OF
	
The angle between the squeegee face of a thick film printer
ATTACK:	
and the plane of the screen.
ARRAY:	 A group of elements or circuits arranged in rows and columns
on one substrate.
i
ASPECT	 The ratio between the length of a film resistor and its width.
RATIO:	 The number of squares in a thick film resistor. ( ^ ).	 s
BACK	 The "conventional" way of bonding active chips to the substrate.
BONDING:	 The physical attachment is made using the back of the chip,
leaving the face, with its circuitry, up. The opposite of back
bonding is face bonding -- beam leads and flip chips being the
most common face bending approaches.
BALL	 A method of thermocompression bonding where the first bond
BONDING: is made from a t ball formed when a flame cuts through the
wire	
a
BEAM LEAD: An active chip that can be face bonded where the connections
between the chip and the substrata are Made by means of
3 ^1
"beams" of plated metal that protrude cantileverlike from
the edge of the chip.
BERYLLIA:	 Beryllium oxide (BeO). A substrate material used where ex-
tremely good heat conductivity is desired. Beryllia substrates
are excellent electrical insulators but conduct heat better than
do most metals.
BLOCK:	 To plug up an open mesh in a screen.
DIE
BONDING	 Attaching the integrated circuit chip to the substrate.
WIRE
BONDING Making electrical interconnections in integrated circuits by
attaching fine wire between the IC's face and the substrate's
conductor pads
BRAZING:	 Similar to soldering, but with hard metals at higher tempera-
tures. Hard soldering.
BREAD	 The first wiring together of a proposed circuit to evaluate its
BOARD;	 performance, Originally done by using a wooden board with
nails spaced in rows. Individual component leads were wrapped
around the nails.
BUMPS:	 The protuberance on a flip chip through which electrical con-
nection is made to the outside. They also serve to elevate the
chip mechanically off the surface of the substrate. They can be j
on the chip or on the substrate.
C:	 Abbreviation for capacitance,
3-2
Y
tl
CARRIER:	 A term that describes the amount of overall warpage present
in a substrate. Camber is determined by measuring the
difference between actual thickness and the separation re-
quired of two parallel plates to enable the substrate to fit.
CAPACITOR:	 A device that can store an electrical charge when voltage is
applied. A device whose impedance is inversely proportional
to the frequency of the voltage impressed. (That is, it offers
little resistance or impedance to high frequencies but much to
low frequencies. )
CERAMIC:
	
Inorganic clay-like material molded and formed by high temp-
erature processes
CONDUCTIV	 The ability of a material to conduct electricity.
IT Y:
CONDUCTOR:	 A class of materials that conduct electricity and have a low
resistivity (10-1 ohm- cm).
CONTACT	 A method of screen printing where the screen is almost (within:
PRINTING:	 a few mils) in, contact with the substrate. Used for precision
printing or for printing with screens made of nonflexible
materials.
CROSSOVER:	 In a multilayer thick film circuit, a place where two conductors'
r	 cross. It consists of the two conductors and an insulating ma-
terial which. separates the conductors.
i
U - U
CROSSTALK:
DIP:
DEFINITION:
Signals from one source interfere with another nearby conductor
because of capacitive or inductive coupling.
Abbreviation for dual-in- line package. Designed primarily
for plugging into circuit boards.
The sharpness of a screen printed pattern - the exactness with
which a pattern is printed.
DEGRADATION Change for the worse in the characteristics of an electric
element because of heat, high voltage ;
 etc.
DICE: The singular of die.	 An integrated circuit chip.
DIELECTRICS: Materials that do not conduct electricity. 	 Generally "die-
lectrics" refers to materials that are to be used as capacitors
!!^ whereas "insulators" refers to materials that are primarily
'I electrical insulators. 	 The materials can serve as either or
both; and the terms have essentially the same meaning.
DIELECTRIC The terms used to describe a material ' s ability to store charge
CONSTANT:I when used as a capacitor dielectric.	 It is the ratio between
the charge that would be stored with free space as the dielectric
I
I
and the material in question.	 Same as relative permitivity.
j
1	 DIELECTRIC The maximum electric field that -a dielectric will withstand
fj 	
STRENGTH:
without breaking down (physically). 	 Expressed in volts per
i
unit distance, such as centimeter, mil. etc.
DIFFUSION: The phenomenon of movement of matter from regions of high
concentration to regions of low concentration.
3
3_4
DIRECT
EMULSION
SCREEN:
A screen whose emulsion is applied by painting directly onto
the screen — as opposed to the indirect emulsion type.
DISCRETE:	 As applied to components used in thick film circuits: the
elements that are added separately are discrete elements (or
devices) as opposed to those that are made by screen printing;
methods
DISSIPATION Tengent of the dielectric loss angle. Dissipation factor is the
FACTOR: ratio of the resistive component of a capacitor (Rc) to the ca-
pacitive reactance (Xc) of the capacitor,
DOCTOR	 A method for casting thin, uniform layers of liquid on a flat
BLADE:	 surface. Used in slaking multila.yer capacitor chips and alum
ina substrates,
DOLL:	 The area needed on a substrate layout for a component and its	 j
connections,
DRIFT:	 Permanent change in value of a capacitor or resistor over a a
period of time because of the effects of temperature, aging,
humidity, etc:
DUAL-IN
	
See DIP
LINE PACK-
AGE:
3
DYNAMIC	 Active elements can be tested in two ways: (1) Static, where
TESTING:	 only DC tests are made, and (2) Dynamic, where reaction to
AC (especiallyhigh frequency) are evaluated,
E:	 Syinbol for voltage.
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aEMULSION:	 The organic material used to coat and/or plug up the mesh of
a screen.
ENCAPSULATE: Sealing up or covering an element or circuit for mechanical
and environmental protection.
EUTECTIC:	 The point of the maximum fusibility of a combination of ma-
terials. The "eutectic temperature" of a system is always
lower than the melting point of any of the individual comport- 	 {
ents of the system.
F	 The abbreviation for farad.
FACE	 The opposite of back bonding. A face bonded semiconductor
BONDING:	 chip is one that has its circuitry side facing the substrate.
Flip chip and beam lead bonding are the two common face
bonding methods.
FARAD:	 Unit of capacitance equal to that capacitance that will allow a
charge of oue coulomb with a potential of one volt,
FERRO-	 A crystalline dielectric that exhibits dielectric hysteresis an
ELECTRIC:
	 electrostatic analogy to ferromagnetic materials.
FILTERS	 Components or groups of components that can transmit or
pass certain. frequencies while rejecting others. Low pass
filters, high pass filters, Band pass filters and band reject
filters are the types used,
FIRE:	 The term used to describe the act of heating a thick film circuit
so that the resistors, conductors, capacitors, etc., will be 	 i
transformed into their final form.
1
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FLAT PACK: One of the popular integrated circuit package configurations.
The leads are coplanar with the package and are usually at-
tached to a pc board by welding or soldering rather than by
bending and plugging into pc board holes.
FLUX:
	
	
(1) In soldering, a material that chemically attacks surface
oxides and tarnishes so that the molten solder can wet the
surfaces to be soldered.
FRIT:
	
	
Melted glass composition, ground up and used in thick film
compositions as the portion of the composition that melts upon
firing to give adhesion to the substrate and hold the composition
c together.
FUSED:	 Melted.
GREEN:	 A term used in ceramic technology meaning unfired. For
4	 example, 'a "green" substrate is one that has been formed, but
r
has not been fired. Green and fired in ceramics are synonyous
to raw and cooked in foods
HERMETIC
	
Sealed up so that it is gas right. The test for hermeticity is to
observe leak rates when placed in a vacuum. A plastic en-
capsulation cannot be hermetic by definition because there is 	
j
no gas to escape.
HERTZ (Hz):
	
	 Official terminology= in electronics for frequency (replacing the
term" cycles").
HI -K:	 Abbreviation for high dielectric constant:
r
HOMOGENITY: Alike or uniform in composition. A thick film composition
that has settled out is not homogeneous, but after proper stir-
ring it is. The opposite of heterogeneous.
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fHOT ZONE;	 The part of a continuous furnace or kiln that is held at maxi-
mum temperature. Other zones are the preheat zone and
cooling zone.
HYBRID	 A microcircuit consisting of elements which are a combina-
MICRO-	 tion of the film circuit type and the semiconductor types, or aCIRCUIT:
combination of both types with discrete parts.
I:	 Symbol for current.
IC:	 Abbreviation for integrated circuit.
IMPEDANCE The term given to the overall resistance of an assembly of
(Z):	 components to the passage of current. Impedance levels
(measured in ohms) are often frequency sensitive, being made
up of the vector sum of the individual reactances of capacitors
(X C ) and inductors (XL ) and of the resistance of resistors (R)
in the relationship:
Z = R' + (XL + XC ) 2
INDIRECT	 A screen whose emulsion is a separate sheet or film of material,
EMULSION
SCREEN:	 attached by pressing into the mesh of the screen (as opposed to
the direct emulsion, type).
INDUCTOR:	 An electronic component that usually consists of a coil of wire.
It offers little resistance to low frequencies and much resistance
to high frequencies. Not used in integrated circuits as extensively
as in conventional circuitry.
(XL = 2 7T fL)
INK:	 Synonymous with "composition" and "paste" when relating to
screenable thick film materials.
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1INSULATION The resistance of a capacitor to the passage of current when
RESISTANCE charged, i. e. , a measure of its tendency to slowly discharge.(IR)
IR is measured in megohms.
INSijLATOI3S : A class of materials with high resistivity. Materials that do not
conduct electricity. Materials with resistivity values of over
10 5 ohm-cm are generally classified as insulators.
INTEGRATED A microcircuit consisting of interconnected elements inseparably
CIRCUIT:	
associated and formed in situ on or within a single substrate to
perform an electronic circuit function.
INTERFACE: The borderline region between two different thick film materials
as the region where a thick film resistor composition and its con-
necting conductor composition meet and intermingle, react, etc.
K: Symbol for dielectric constant.
KOVAR":	 Westinghouse Electric Company's trademark for metal alloy
i
consisting of nickel, iron, and cobalt. Its thermal expansion
is law, closely matching that of glass and ceramic materials.
L: Symbol for inductance.
LEACHING:
	
In soldering, the dissolving (alloying) of the material to be
soldered into the molten solder.
LEVELING:
	
A term describing the settling or smoothirg out that takes, placezn
after a pattern is screen printed. Immediately after printing,
the mesh marks of the screen are visible. With compositions
that have good leveling, characteristics, these marks disappear i
quite rapidly (healing).
f
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LID: Abbreviation for "leadless Inverted Device. " A packaging
scheme for integrated circuits and transistors especially
adapted for use with hybrid circuits.
LINE A descrptive term indicating a capability of producing sharp,
DEFINLTION: clean, screen printed lines. 	 C,,pability is often described in
terms of the line width and spacing that is possible — such as
3 X 3, indicating line definition capabilities of 3 mil lines and
3 mil spaces.
LOGIC GATE: A circuit that is a basic building block of computers.	 Different
r
types, such as AND, OR, and different capacities, such as 3, 4,
or more inputs, describes a gate.	 j
LSI: Large scale integration.	 An integration circuit with an equiva-
lent of 100 or more gates in a single chip.
MASK: Thephotographic negative that serves as the master for making 	 j
thick file	 screens.
MESH SIZE:
3
The number of openings per inch in a screen. A 200 mesh screen
has 200 openings per linear inch, 40, 000 openings per square
inch'.
	
#
METAL MASK A screen made not from wire or nylon thread but from a solid
(SCREENS): sheet of metal in which; holes have been etched in the desired
pattern.	 Useful for precision and/or fine printing.
II
METRIC Prefixes that indicate a fraction or a multiple of the main term,
PREFIXES: as picofarad, microampere,
-3giga = 10 9	milli = 10
`
66
10	 = 10mega =	 micro
kilo. 103	Pico = 10 12
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mfd:	 Abbreviation for microfarad (10 -6 farad).
MICRO-	 A small circuit having a high equivalent circuit elment density,
CIRCUIT:	 which is considered as a single part composed of interconnected
elements on or within a single substrate to perform an electronic
circuit function.
MICRO	 That area of electronic technology associated with or applied to
ELECTRONICS: the realization of electronic systems from extremely small i
,
electronic parts or elements.
MICROWAVE: Short wave transmissions. Frequencies above several hundred
megahertz are considered microwave. A gigahertz has a wave-
length of 30 centimeters.
MIL:	 One thousandth of an inch, 10 -3 inches, equivalent to 25 microns.
MISMATCH:	 The difference between the thermal expansion of two materials
THERMAL
MOLY- -	 The base materials used in many ceramic packages where gold j
MANGANESE: plating or glass sealing is planned. The molybdenum manganese
material is supplied to alumina and them. fired in reducing ati- os
	
l
pheres at temperatures above 2500 0 F. It produces high adhesion
and will take plating readily.
MONOLITHIC: A term sometimes used to indicate a multilayer ceramic chip
capacitor.
MONOLITHIC An integrated circuit consisting of elements formed on or within
INTEGRATED a semiconductor substrate with at least one of the elements
	
3
CIRCUIT:
formed within the substrate.
3
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MULTICHIP	 A microcircuit consisting of elements formed on or within two
MICRO
CIRCUIT:
	
or more semiconductor chips which are separately attached to
a substrate.
MULTILAYER A miniature ceramic capacitor manufactured by paralleling
CERAMIC several thin layers of ceramic.CAPACITOR:
MULTILAYER Circuits with more than one plane or Level of conductors. The
CIRCUITS: complexity of some circuits is more than can be handled with
one level of conductors because of need for high density and	 4
many crossovers.
MULTILAYER Substrates that have buried conductors so that complex circuitry
SUBSTRATES: can be handled.
NAND GATE: A logic gate whose output is the reverse of an AND gate. (If all
inputs are "I" the output is IT ")
t
NOISE:	 Random small variations in voltage or current in a circuit -due i
J. the quantum nature of electronic current flow, thermal con-
siderations, etc
R	 NOR GATE:	 A logic gate whose' output is the opposite of an OIL gate. 	 (If
any input is a "1', the output will be
.	 NPO:	 EIA code for capacitor temperature characteristic, meaning
"Negative-Positive-Zero. " A capac itor with no change inq
capacitance with temperature.
OFF CONTACT:The opposite of contact printing in that the printer is set up
with a space between the screen and the substrate.
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`	 OHM:	 The unit of resistance (R) or impedance (Z). Ohm's law states
that Z = EA. In the case of resistance only, R = E/I. A voltage
of X volt produces a 1 am p current if the material has a 1 ohm
resistance.
OHM/SQUARE; The unit of sheet resistance, or more properly, of sheet
resistivity,
OR GATE:	 A logic gate which will put out a "T" if any of the inputs are a
OVERGLAZE: A glass coating that is over another component or element,
normally for physical or electrical protection purposes.
PACKAGE In integrated circuits, the arrangement for protecting the circuit
from the outside world, furnishing leads in the proper configura-
tion, etc.
a
PAD:	 The metallized area on a substrate or on the face of an integrated
circuit used for making electrical connections.
PARTITION- The part of the job of designing an electronic system concerned
ING
with dividing it into individual circuits,
,
PASSIVE	 Elements (or components) that have no capabilities of amplifica-
	
''`	 COMPONENTS t on. Capacitors, inductors and resistors are passive coinpon-(ELEMENTS):	 s
eats. Transistors and electron tubes are active components.
3
PASTE:,	 Synonymous with "composition" and "ink" when relating to
screenable thick film materials.
3-I3
PEEL	 A measure of adhesion between a conductor and the substrate.
STRENGTH:	 The test is performed by pulling or peeling the conductor off
the substrate and observing the force required. Units are oz/
mil or lb/in of conductor width.
pf: Abbreviation for picofarad (10 -12
 farad).
PF: 3Abbreviation for power factor.
PHASE: Refers to the 'part or portion of a materials system that is metal-
lic or glossy in :nature.
PINHOLE:
-1
In thin dielectrics, such as screen printed capacitors, a bubble
results in a small void (extending sometimes across the entire
thickness of the dielectric). This is called a pinhole.
_l
-POLY- A material is polycrystalline in nature if it is made of many
CRYSTALLINE:
small crystals. Alumina ceramics are polycrystalline, whereas
glass substrates are not.
PREFORM: To aid in soldering, small circles or squares of the solder are S
punched out of thin sheets. These preforms are placed on the
spot to be soldered or bonded, prior to placing the object to be
attached, such as silicon chip.
"PRINT AND A term sometimes used to indicate the thick film process.,
FIRE"
a
z
-PROFILE`. A graph of time versus temperature, or of position in a con.-
tinuous thick film furance versus temperature.
PURPLE A gold aluminum compound sometimes, formed when bonding
PLAGUE: gold to aluminum as with wire bonding silicon chips.
	
Purple
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plague is purplish in color and is very brittle, thus making a
dangerously unreliable bond.
Q:	 Quality factor. The repicrocal of dissipation factor. The higher
the number, the less the losses of a capacitor. Used mostly
where dissipation factor islow, below. 001 ( Q = 1000).
REFLOW	 A method of soldering involving application of solder to the
SOLDERING:
	 parts to be soldered prior to the actual joining. To solder,
the parts are joined and heated, causing the solder to remelt,
or reflow.
a
RESIST:	 A protective coating that will keep another material from	 a
attaching itself or coating something - as in solder resist or
plating resist.
RESISTANCE: The term used to indicate relative "resistance" to current flow
of an object when voltage is applied. Ohm's law states: R
E/I. The unit of resistance is "ohm,
RESISTIVITY: The material characteristic that has to do with resistance to
electrical current floe. The relationship between. resistance
(R) and resistivity ( P ) is: R = L/p A.
RESISTOR
	
A device that offers resistance to the flow of electrical current
in accordance with Ohm' s law: R. = E/I.
,
I
M	 RESOLUTION: The degree of fineness or detail: of a screen printed pattern.
I
RF:	 Abbreviation for radio ,frequency.
,a
RHEOLOGY:	 The science dealing with deformation and flow of matter.
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The conductive paths that run vertically from one level of con-
ductors to another in a multilayer substrate or screen printed
thick film circuit.
Ulano Company's trademark for a popular masking film. It
consists of a transparent MYLA.R sheet with a strippable red
film coating. Used in preparing integrated circuit artwork.
RISERS:
RUBYLITH:
a SCREEN: Term for the screen used in thick film printing.r
SCRUB: In die bonding, the movement of the chip (ultrasonic or mech-
ical) under pressure on the bonding pad surface to make an im-
proved metallurgical contact,
SEMI- A class of materials with resistivity values between those of
CONDUCTORS: conductors and insulators.
SHEET The resistance of a film. of material with the same length and
RESISTIVITY: width, i.e., one "square. "The resistivity  of thick film re-
sistor compositions is expressed in terms of sheet resistivity	 j
(ohms/square);
SLUMP: A spreading of printed thick film composition after screen
printing but before drying.	 Too much slumping results hi
loss of definition.
SLURRY: A thick mixture of liquid and solids, the solds being in sus-
pension in the liquid, 3
SNAP-OFF The screen printer distance setting between the bottom of
DISTANCE: the screen and top of the substrate.
_
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SQUEEGEE:	 The part of a screen printer that pushes the composition across
the screen and through the mesh onto the substrate.
STANDARD	 A statistical term that helps describe the likely value of parts
DEVIATION:
	 in a lot or batch of components in comparison with the lot's
average value. Practically all of a lot will fall within ;L-3 standard
deviations of the average value.
STATIC	 Testing of IC chip with DC only the opposite of dynamic
TESTING.	 testing.
STEATITE:	 A ceramic consisting primarily of magnesium silicate popularly
used as an electrical insulator. Rarely used as a thick film
substrate.
STITCH	 One of the methods of wire bonding. Consists of pressing the
BONDING
	 wire onto the conductor pad. Bonding is achieved by ultrasonic
or thermocompression energy.
SUBSTRATE: The supporting material upon or within which the elements of a
microcircuit or integrated circuit are fabricated or attached.
s
SWIMMING:
	
Lateral shifting of a thick film conductor pattern on molten
glass crossover patterns.
i
TC:	 Abbreviation for thermocompression (bonding); also abbreviation
a	for temperature coefficient (resistors and capacitors).
TCR:-	 Temperature coefficient of resistance.
TEMPERATURE The amount of resistance change of a resistor (or resistor
COEFFICIENT material) with temperature - commonly expressed as average
OF RESISTANCE;
change over a certain temperature range in parts per million
per degree Centigrade (ppm/oC).
x;	 3 -1'7
THERMO-	 A method of wire bonding integrated circuits where temperature
COMPRES-	 and pressure are the methods of obtaining the bond betweenSION
BONDING:	 wire and pad.
THICK FILM: A film deposited by screen printing processes and fired at high
temperatures to mature into its final form. The basic process
of thick film integrated circuits is the screen printing and firing
process.
THIXO-	 A fluid that gets less viscous as it is stirred (or moved) faster
TROPIC:
	
	 is thixotropic. Most thick film compositions are thixotropic.
A material that has a nonlinear stress shear ratio which de-
creases with increasing stress is thixotropic.
TINNED:
	
	 Literally, coated with tin, but commonly used to indicate coated
with solder.
TO:
	
	
A series of metal packages originally designed for transistors,
but used extensively for integrated circuits:
TRACKING
	
	
Two resistors on the same circuit that change resistance with
temperature in close harmony are said to track well. Tracking
of different resistors is measured in ppm/o C (difference).
Tracking is also used in reference to temperature hysteresis
performarice and potentiometer repeatibility.
TRIM:
	
	
To change value from "as fired to the final desired value, usually
by removing parts of the body of the resistor.
ULTRA	 A method of cleaning that uses cavitation in. fluids caused by
SONIC: applying ultrasonic vibrations to the fluid. A method of bonding
wire to integrated circuits that uses ultrasonic energy to effect
3-18
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the metallurgical bond between the metal of the wire and of
the pads.
i
VCR: Abbreviation for voltage coefficient of resistance.
qq
d
i
VEHICLE: A thick film term that refers to the organic system in the com-
position.
VIAS: Same as risers.
VISCOSITY: A term used to describe the fluidity of material, or the rate of
` flow versus pressure. The unit of viscosity measurement is
poise — more commonly centipoise.
VITREOUS: Glassy. A term used in ceramic technology indicating fired
characteristics approaching being glassy, but not necessarily
totally glassy.
VOLT: Unit of electrical potential. The potential betweent wo points
which requires 1 joule of work to bring a 1 coulomb charge
from one point to the other.
VOLUME A 1-cm cube of material will have resistance equal to the mate,r-
RESISTIVITY: ial's resistivity. The qualification volume adds nothing, but is
5 sometimes used so that "resistivity" and "resistance" 	 will not
be confused.
n
W5R: ElA capacitor code, meaning less than 15% capacitance change
between -550 C and +1250
 C.
ZENER: A special kind of diode that allows no current flow until a
certain voltage is reached.
x
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